← Back to Patent Explorer
US5255237A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of erasing a nonvolatile semiconductor storage

Assignee: NEC Electronics Corp
•
Filing: 1992-04-10
•
Granted: 1993-10-19
•
Expires: 2012-04-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract There is provided a method of erasing a nonvolatile semiconductor storage having a floating gate electrode with a constant threshold voltage of a memory cell transistor after an erasing operation and further with high security of superior repeat characteristics of a writing and an erasing operation and voltages free of miss-writing. On the erasing operation, a p-type semiconductor substrate is made into an earth ground, a drain is made into a floating potential and continuous pulses of negative high voltage of which parameters of multiplying pulse intervals by applying pulse numbers is 0.1 seconds or more are applied to a control gate electrode to perform intermittently the Fowler-Nordheim tunnelling of electrons from a floating gate electrode to the p-type semiconductor substrate.

Inventors

  • 👤 Noriaki Kodama

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 09:05
CPC Classifications
G; G11; G11C; G11C16/00; G11C16/02; G11C16/06; G11C16/10; G11C16/14; G11C16/16

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 155 words
A method of erasing a nonvolatile semiconductor storage provided with a composite gate formed on a surface of a semiconductor substrate by sequentially embedding a first gate insulating film, a floating gate electrode, a second gate insulating film and a control gate electrode and with a source and a drain in the surface of the semiconductor substrate, which are electrically separated with each other with embracing the composite gate, wherein when electrons accumulated to the floating gate electrode are emitted for an erasing operation, a drain potential is made into a floating potential and a plurality of continuous pulses of the negative high voltage of which parameter of multiplying pulse intervals by applying pulse numbers is 0.1 seconds or more are applied to the control gate electrode and Fowler-Nordheim tunnelling of electrons accumulated to the floating gate electrode is intermittently performed to the semiconductor substrate through the first gate insulating film for an erasing operation.
Claim 2
Independent Claim 155 words
A method of erasing a nonvolatile semiconductor storage provided with a composite gate formed on a surface of a semiconductor substrate by sequentially embedding a first gate insulating film, a floating gate electrode, a second gate insulating film and a control gate electrode and with a source and a drain in the surface of the semiconductor substrate, which are electrically separated with each other with embracing the composite gate, wherein when electrons accumulated to the floating gate electrode are emitted for an erasing operation, a drain potential is made into a floating potential and a plurality of continuous pulses of the negative high voltage of which parameter of multiplying pulse intervals by applying pulse numbers is 0.1 seconds or more are applied to the control gate electrode and Fowler-Nordheim tunnelling of electrons accumulated to the floating gate electrode is intermittently performed to the semiconductor substrate through the first gate insulating film for an erasing operation.
Claim 3
Dependent Claim 27 words
A method of erasing a nonvolatile semiconductor storage as claimed in claim 1, wherein a source potential is made into a floating potential on the erasing operation.
Claim 4
Dependent Claim 27 words
A method of erasing a nonvolatile semiconductor storage as claimed in claim 1, wherein a source potential is made into a ground potential on the erasing operation.

References Cited (Backward Citations)

US5136541A Cited
US4894802A Cited
US5077691A Cited
US5132935A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1996-10-18 1997-04-19 1997-10-19 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2000-10-18 2001-04-19 2001-10-19 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2004-10-18 2005-04-19 2005-10-19 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag