Patent US5249276A successfully refreshed from Google Patents.
US5249276A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Address translation apparatus having a memory access privilege check capability data which uses mask data to select bit positions of priviledge
Assignee: Hitachi Microcomputer System Ltd
•
Filing: 1988-06-20
•
Granted: 1993-09-28
•
Expires: 2008-06-20
Abstract
Abstract An address translation apparatus which includes a memory for storing a plurality of physical addresses, and a content addressable memory unit which stores a plurality of signal pairs that correspond to the plurality of physical addresses, each of the signal paris includes a logical address that corresponds to one of the plurality of physical addresses and memory protection level data that indicates a memory protection level allocated to a memory position of the one of the physical addresses. The content addressable memory unit includes apparatus for searching a signal pair that has a logical address in coincident with a logical address being subjected to address translation and comparing memory protection level data to comparative data at a bit position which is indicated to be the bit position to be searched by mask data, in response to the logical address translation. The mask data instructs whether the bits of the stored memory protection level data are to be searched, wherein mask data is determined depending upon a memory access privilege level allocated to a program that requests address translation, and whether comparative data are to be compared with the stored memory protection level data. The content addressable memory further includes apparatus for instructing the memory to produce a physical address that corresponds to the detected signal pair.
Inventors
- 👤 Tetsuro Honmura
- 👤 Katsuaki Takagi
- 👤 Shunpei Kawasaki
- 👤 Nobutaka Amano
- 👤 Kimio Ooe
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 20:35
CPC Classifications
G; G06; G06F; G06F12/00; G06F12/02; G06F12/08; G06F12/10; G06F12/1027; G06F12/14
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
228 words
An address translation apparatus comprising: a physical address memory for storing a plurality of physical addresses; and a content addressable memory unit connected to said physical address memory for storing a plurality of signal pairs that correspond to said plurality of physical addresses and instructing said physical address memory to read out one of the physical addresses corresponding to one signal pair selected from a plurality of signal pairs, each of said signal selected from a plurality of signal pairs, each of said signal pairs including a logical address that corresponds to one of said plurality of physical addresses and memory protection level data that indicates a memory protection level allocated to a memory position of said one of said physical addresses; said instructing being performed in response to a logical address being subjected to an address translation from said logical address, to memory access privilege level data for a memory access privilege level allocated to a program that requests the address translation, and to mask data that indicates one or plural bit positions of the memory access privilege level data; said selected one signal pair having a logical address corresponding to said logical address being subjected to said address translation and memory protection level data corresponding to the memory access privilege level data at each of the one or plural bit positions indicated by said mask data.
Claim 2
Dependent Claim
228 words
An address translation apparatus comprising: a physical address memory for storing a plurality of physical addresses; and a content addressable memory unit connected to said physical address memory for storing a plurality of signal pairs that correspond to said plurality of physical addresses and instructing said physical address memory to read out one of the physical addresses corresponding to one signal pair selected from a plurality of signal pairs, each of said signal selected from a plurality of signal pairs, each of said signal pairs including a logical address that corresponds to one of said plurality of physical addresses and memory protection level data that indicates a memory protection level allocated to a memory position of said one of said physical addresses; said instructing being performed in response to a logical address being subjected to an address translation from said logical address, to memory access privilege level data for a memory access privilege level allocated to a program that requests the address translation, and to mask data that indicates one or plural bit positions of the memory access privilege level data; said selected one signal pair having a logical address corresponding to said logical address being subjected to said address translation and memory protection level data corresponding to the memory access privilege level data at each of the one or plural bit positions indicated by said mask data.
Claim 3
Dependent Claim
196 words
An address translation apparatus according to claim 1, wherein said content addressable memory comprises: a first decoder which, in response to said logical address, produces a first plurality of signals each having a value that depends on a value of a corresponding bit of the logical address; a second decoder which, in response to said memory address privilege level data and said mask data, produces a second plurality of signals each having a value depending on a value of a corresponding bit at one of said one or plural bit positions indicated by said mask data among bit strings of said memory access privilege level data, and which produces a third plurality of signals each indicative of invalidation of comparison and each one of bits of said memory access privilege level data at other than said one or a plural bit positions indicated by said mask data; and a memory portion connected to said first and second decoders and responsive to said first to third plurality of signals storing said signal pairs, detecting said one signal pair, and instructing said physical address memory to read out the physical address that corresponds to said detected signal pair.
Claim 4
Dependent Claim
89 words
An address translation apparatus according to claim 1, wherein said memory access privilege level data have, at one or plural bit positions, a bit value possessed by all of one or a plurality of memory protection level data for one or plural memory protection levels accessible with said memory access privilege level at said one or plural bit positions and said mask data has a specific value at a same one or plural bit positions as the one or plural bit positions of the memory access privilege level data.
Claim 5
Dependent Claim
76 words
An address translation apparatus according to claim 3, wherein each of said stored memory protection level data has a bit string of one or plural bits each of a predetermined value, of a bit number determined depending upon corresponding memory protection level, and said mask data has a bit string of one or plural bits each of a predetermined value of a bit number determined depending upon said memory access privilege level allocated to the program.
Claim 6
Dependent Claim
84 words
An address translation apparatus according to claim 4, wherein said memory access privilege level data comprise a bit string of one or plural bits each having a value same as said predetermined value and a bit number of the bit string is equal to a bit number of a bit string of the predetermined value included in any of the one or plural memory protection levels accessible with the memory access privilege level allocated to the program contained in said memory protection level data.
Claim 7
Dependent Claim
21 words
An address translation apparatus according to claim 4, wherein said data is the same as said memory access privilege level data.
References Cited (Backward Citations)
US3983538A
Cited
US4084227A
Cited
US4084225A
Cited
US4084226A
Cited
US4241401A
Cited
US4326248A
Cited
US4170039A
Cited
US4727484A
Cited
US4525778A
Cited
US4604688A
Cited
US4638426A
Cited
US4691281A
Cited
US4669043A
Cited
US4731740A
Cited
US4695950A
Cited
US4769770A
Cited
US4785398A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-09-27 | 1997-03-29 | 1997-09-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-09-27 | 2001-03-29 | 2001-09-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-09-27 | 2005-03-29 | 2005-09-28 | $7700.00 | Window Closed / Lapsed |