Patent US5242844A successfully refreshed from Google Patents.
US5242844A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor device with polycrystalline silicon active region and method of fabrication thereof
Assignee: Sony Corp
•
Filing: 1991-01-22
•
Granted: 1993-09-07
•
Expires: 2011-01-22
Abstract
Abstract A polycrystalline silicon layer is used to allow simultaneous fabrication of both N- and P-type MOSFET's on a common channel layer during integrated circuit fabrication. The polysilicon layer is between 20Å and 750Å thick, and preferably between 200Å and 500Å thick. These dimensions afford the polysilicon layer the high effective mobility, low threshold voltage and low leakage current characteristics, especially if the vapor-deposited polysilicon layer is annealed and/or ion implanted with Si + or Ge + after deposition. Application of the polysilicon layer over adjoining insulating and P-type semiconducting areas allows the single polysilicon layer to serve as active terminals and channels of both conductivity types of MOS transistors without intervening insulating or semiconducting layers. Deposition of the polysilicon layer in direct contact with a single-crystal substrate enhances the beneficial electrical properties of the polysilicon layer, especially if the polysilicon layer is annealed following deposition.
Inventors
- 👤 Hisao Hayashi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 05:49
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/67; H10D30/6729; H10D30/673; H10D30/6731; H10D30/674; H10D30/6741; H10D30/6743; H10D30/6745; H10D62/00; H10D62/40; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0165; H10D84/02; H10D84/03; H10D84/038; H10D84/80; H10D84/82; H10D84/83; H10D84/85; H10D84/856; H10D86/00; H10D86/201; H10D88/00
Claims Analysis
Total Claims: 24
Claim 1
Independent Claim
91 words
A process for fabricating a field effect transistor having a glass substrate, a thin polycrystalline silicon film formed on said glass substrate, a gate electrode formed on said polycrystalline silicon film over an insulating layer, and input/output terminals connected to a source region and a drain region formed in said polycrystalline silicon film, said process comprising the steps of: depositing polycrystalline silicon on said substrate to a thickness in the range of 100Å to 750Å; and forming said gate electrode and input/output terminals subsequent to formation of said polycrystalline silicon film.
Claim 2
Dependent Claim
91 words
A process for fabricating a field effect transistor having a glass substrate, a thin polycrystalline silicon film formed on said glass substrate, a gate electrode formed on said polycrystalline silicon film over an insulating layer, and input/output terminals connected to a source region and a drain region formed in said polycrystalline silicon film, said process comprising the steps of: depositing polycrystalline silicon on said substrate to a thickness in the range of 100Å to 750Å; and forming said gate electrode and input/output terminals subsequent to formation of said polycrystalline silicon film.
Claim 3
Dependent Claim
50 words
The process as set forth in claim 1, wherein said step of depositing said polycrystalline silicon film is performed by forming a film at a thickness greater than desired of the finished transistor and then exposing the film to thermal oxidation until the film is reduced to the desired thickness.
Claim 4
Dependent Claim
20 words
The process as set forth in claim 1, wherein the range of thickness of said film is 100Å to 600Å.
Claim 5
Dependent Claim
20 words
The process as set forth in claim 3, wherein the range of thickness of said layer is 200Å to 500Å.
Claim 6
Dependent Claim
13 words
The process as set forth in claim 1, wherein said substrate is quartz.
Claim 7
Dependent Claim
49 words
The process as set forth in claim 1, further comprising the step of forming said source region and said drain region in a spaced relationship in said polycrystalline silicon film, the region between said source region and said drain region defining an active region in said polycrystalline silicon film.
Claim 8
Dependent Claim
25 words
The process as set forth in claim 6, further comprising the step of forming said input/output electrodes on said source region and said drain region.
Claim 9
Dependent Claim
97 words
A process for producing an IC chip including a plurality of MOS transistors, comprising the steps of: forming an insulating layer over a glass substrate, said insulating layer leaving a section of said substrate exposed; depositing a polycrystalline silicon layer in a thickness of 100 to 750 Angstroms over said insulating layer and said exposed section; forming said MOS transistors in said polycrystalline silicon layer over said insulating layer and said exposed section; and forming input/output terminals providing external connections to and from the MOS transistors and connecting electrodes which connect said MOS transistors to each other.
Claim 10
Dependent Claim
97 words
A process for producing an IC chip including a plurality of MOS transistors, comprising the steps of: forming an insulating layer over a glass substrate, said insulating layer leaving a section of said substrate exposed; depositing a polycrystalline silicon layer in a thickness of 100 to 750 Angstroms over said insulating layer and said exposed section; forming said MOS transistors in said polycrystalline silicon layer over said insulating layer and said exposed section; and forming input/output terminals providing external connections to and from the MOS transistors and connecting electrodes which connect said MOS transistors to each other.
Claim 11
Dependent Claim
51 words
The process as set forth in claim 8, in which steps of performing ion implantation of an element selected from the group consisting of carbon, silicon, germanium, tin and lead into said polycrystalline silicon layer and of annealing said polycrystalline silicon layer follow said step of depositing said polycrystalline silicon layer.
Claim 12
Dependent Claim
19 words
The process as set forth in claim 8, wherein said MOS transistors are formed in a common process step.
Claim 13
Dependent Claim
25 words
The process as set forth in claim 8, wherein said input/output terminals and connecting electrodes are formed with the aid of a single photo-lithographic step.
Claim 14
Dependent Claim
13 words
The process as set forth in claim 8, wherein said substrate is quartz.
Claim 15
Dependent Claim
20 words
The process as set forth in claim 8, wherein the range of thickness of said layer is 100Å to 600Å.
Claim 16
Dependent Claim
20 words
The process as set forth in claim 13, wherein the range of thickness of said layer is 200Å to 500Å.
Claim 17
Dependent Claim
45 words
The process as set forth in claim 8, wherein said MOS transistors comprise an N-MOS and a P-MOS, said N-MOS being formed in said polycrystalline silicon layer over said exposed section and said P-MOS being formed in said polycrystalline silicon layer over said insulating layer.
Claim 18
Dependent Claim
140 words
A process for fabricating a field effect transistor having a quartz substrate, a thin polycrystalline silicon film formed on said quartz substrate, a gate electrode formed on said polycrystalline silicon film over an insulating layer, and input/output terminals connected to a source region and a drain region formed in said polycrystalline silicon film, said process comprising the steps of: forming said polycrystalline silicon film on said quartz substrate to a thickness in the range of 100Å to 750Å; forming said source region and said drain region in a spaced relationship in said polycrystalline silicon film, the region between said source region and said drain region defining an active region in said polycrystalline silicon film; forming said insulating layer over said active region; and forming said gate electrode on said insulating layer and input/output terminals on said source and drain regions.
Claim 19
Dependent Claim
140 words
A process for fabricating a field effect transistor having a quartz substrate, a thin polycrystalline silicon film formed on said quartz substrate, a gate electrode formed on said polycrystalline silicon film over an insulating layer, and input/output terminals connected to a source region and a drain region formed in said polycrystalline silicon film, said process comprising the steps of: forming said polycrystalline silicon film on said quartz substrate to a thickness in the range of 100Å to 750Å; forming said source region and said drain region in a spaced relationship in said polycrystalline silicon film, the region between said source region and said drain region defining an active region in said polycrystalline silicon film; forming said insulating layer over said active region; and forming said gate electrode on said insulating layer and input/output terminals on said source and drain regions.
Claim 20
Dependent Claim
51 words
The process as set forth in claim 16, wherein said step of forming said polycrystalline silicon film is performed by forming a film at a thickness greater than that desired for the finished transistor and then exposing the film to thermal oxidation until the film is reduced to the desired thickness.
Claim 21
Dependent Claim
20 words
The process as set forth in claim 16, wherein the range of thickness of said film is 100Å to 600Å.
Claim 22
Dependent Claim
20 words
The process as set forth in claim 18, wherein the range of thickness of said film is 200Å to 500Å.
Claim 23
Dependent Claim
131 words
A process for producing an IC chip including a plurality of MOS transistors, comprising the steps of: forming an insulating layer over a glass substrate, said insulating layer leaving a section of said glass substrate exposed; depositing a polycrystalline silicon layer over said insulating layer and said exposed section to a thickness of 100 to 750 Angstroms; performing ion implantation of an element selected from the group consisting of carbon, silicon, germanium, tin and lead into said polycrystalline silicon layer; annealing said polycrystalline silicon layer; forming said MOS transistors in a common process step on said polycrystalline silicon layer over said insulating layer and said exposed section; and forming input/output terminals providing external connections to and from said MOS transistors and connecting electrodes which connect said MOS transistors to each other.
Claim 24
Dependent Claim
131 words
A process for producing an IC chip including a plurality of MOS transistors, comprising the steps of: forming an insulating layer over a glass substrate, said insulating layer leaving a section of said glass substrate exposed; depositing a polycrystalline silicon layer over said insulating layer and said exposed section to a thickness of 100 to 750 Angstroms; performing ion implantation of an element selected from the group consisting of carbon, silicon, germanium, tin and lead into said polycrystalline silicon layer; annealing said polycrystalline silicon layer; forming said MOS transistors in a common process step on said polycrystalline silicon layer over said insulating layer and said exposed section; and forming input/output terminals providing external connections to and from said MOS transistors and connecting electrodes which connect said MOS transistors to each other.
References Cited (Backward Citations)
US3258663A
Cited
US3290569A
Cited
US3304469A
Cited
US3514676A
Cited
US4124934A
Cited
US4263709A
Cited
US4212684A
Cited
US4231819A
Cited
US4420870A
Cited
US4545113A
Cited
US4409724A
Cited
US4479297A
Cited
US4777147A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-09-06 | 1997-03-08 | 1997-09-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-09-06 | 2001-03-08 | 2001-09-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-09-06 | 2005-03-08 | 2005-09-07 | $7700.00 | Window Closed / Lapsed |