US5237187A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor memory circuit device and method for fabricating same
Assignee: SEMICONDUCTOR PATENT Corp
•
Filing: 1991-11-27
•
Granted: 1993-08-17
•
Expires: 2011-11-27
Abstract
Abstract In a semiconductor memory circuit device wherein each memory cell is constituted by a series circuit of a memory cell selecting MISFET and an information storing capacitor of a stacked structure, there are present in a first region, which is a memory cell array region, a first MISFET having a gate electrode and source and drain regions; first and second capacitor electrodes and a dielectric film extended over a first insulating film and over the gate electrode; a second insulating film disposed on the second capacitor electrode; a third insulating film interposed between the first insulating film and first capacitor electrode; and a first wiring positioned on the second insulating film. In a second region of the device, which is a peripheral circuit region, there are present a second MISFET having a gate electrode and source and drain regions; a first insulating film on the gate electrode; a second insulating film on a third insulating film, the third insulating film being interposed between the first and second insulating films; and a second wiring on the second insulating film. The second wiring is formed by the same level conductor layer as that forming the first wiring. Similarly, the first through third insulating films of the first region are correspondingly associated with the first through third insulating films of the second region, respectively.
Inventors
- 👤 Naokatsu Suwanai
- 👤 Hiroyuki Miyazawa
- 👤 Atushi Ogishima
- 👤 Masaki Nagao
- 👤 Kyoichiro Asayama
- 👤 Hiroyuki Uchiyama
- 👤 Yoshiyuki Kaneko
- 👤 Takashi Yoneoka
- 👤 Kozo Watanabe
- 👤 Kazuya Endo
- 👤 Hiroki Soeda
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 13:14
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/01; H10B12/30; H10B12/31; H10D; H10D84/00; H10D84/01
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
249 words
A semiconductor memory circuit device comprising: a semiconductor substrate having a main surface and an opposing, back surface, wherein at said main surface there are provided a first region including a memory cell array, and a separate, second region including peripheral circuitry; a first MISFET formed in said first region and comprising a gate electrode and source and drain regions; a second MISFET formed in said second region and comprising a gate electrode and source and drain regions; a first insulating film disposed on the gate electrode of each of said first and second MISFETs; a first capacitor electrode connected electrically to one of the source and drain regions of said first MISFET and extending onto said first insulating film and over the gate electrode of said first MISFET; a second capacitor electrode disposed on a dielectric film formed on said first capacitor electrode; a second insulating film disposed on said second capacitor electrode in said first region and over said first insulating film in said second region; a conductor layer including a first wiring disposed on said second insulating film and over the gate electrode of said first MISFET, in said first region, and a second wiring disposed on said second insulating film and over the gate electrode of said second MISFET, in said second region; and a third insulating film interposed between said first insulating film and said first capacitor electrode in said first region, and between said first and second insulating films in said second region.
Claim 2
Dependent Claim
249 words
A semiconductor memory circuit device comprising: a semiconductor substrate having a main surface and an opposing, back surface, wherein at said main surface there are provided a first region including a memory cell array, and a separate, second region including peripheral circuitry; a first MISFET formed in said first region and comprising a gate electrode and source and drain regions; a second MISFET formed in said second region and comprising a gate electrode and source and drain regions; a first insulating film disposed on the gate electrode of each of said first and second MISFETs; a first capacitor electrode connected electrically to one of the source and drain regions of said first MISFET and extending onto said first insulating film and over the gate electrode of said first MISFET; a second capacitor electrode disposed on a dielectric film formed on said first capacitor electrode; a second insulating film disposed on said second capacitor electrode in said first region and over said first insulating film in said second region; a conductor layer including a first wiring disposed on said second insulating film and over the gate electrode of said first MISFET, in said first region, and a second wiring disposed on said second insulating film and over the gate electrode of said second MISFET, in said second region; and a third insulating film interposed between said first insulating film and said first capacitor electrode in said first region, and between said first and second insulating films in said second region.
Claim 3
Dependent Claim
19 words
A semiconductor memory circuit device according to claim 1, wherein said third insulating film is a silicon dioxide film.
Claim 4
Dependent Claim
36 words
A semiconductor memory circuit device according to claim 1, wherein said third insulating film, in said first region, is extended to be on said first insulating film and over the gate electrode of said first MISFET.
Claim 5
Dependent Claim
28 words
A semiconductor memory circuit device according to claim 1, wherein said first and second capacitor electrodes are extended to overlie said first insulating film in said first region.
Claim 6
Dependent Claim
25 words
A semiconductor memory circuit device according to claim 1, wherein said conductor layer for providing said first and second wirings includes a high melting metal.
Claim 7
Dependent Claim
28 words
A semiconductor memory circuit device according to claim 1, wherein said conductor layer for providing said first and second wirings includes a silicide of a high melting metal.
Claim 8
Dependent Claim
17 words
A semiconductor memory circuit device according to claim 1, wherein said first wiring provides a data line.
Claim 9
Dependent Claim
28 words
A semiconductor memory circuit device according to claim 7, wherein said first wiring is connected to the other of the source and drain regions of said first MISFET.
Claim 10
Dependent Claim
39 words
A semiconductor memory circuit device according to claim 1, wherein the difference in the height distances as measured from the back surface of said semiconductor substrate to said first and second wirings, respectively, is not larger than 1.5 μm.
Claim 11
Dependent Claim
161 words
A semiconductor memory circuit device comprising: a semiconductor substrate having a main surface and an opposing, back surface, wherein at said main surface there are provided first and second regions; a memory cell array formed in said first region and including a plurality of memory cells arranged in a matrix form; peripheral circuitry formed in said second region and comprising a plurality of MISFETs each having a gate electrode and source and drain regions; and a conductor layer including first wirings and second wirings, wherein said first wirings are disposed in said first region and said second wirings are disposed in said second region, said first and second wirings are used for connections to the source or drain region of each said MISFET in said first and second regions, respectively, and wherein the difference in the height distances as measured from the back surface of said semiconductor substrate to said first and second wirings, respectively, is not larger than 1.5 μm.
Claim 12
Dependent Claim
161 words
A semiconductor memory circuit device comprising: a semiconductor substrate having a main surface and an opposing, back surface, wherein at said main surface there are provided first and second regions; a memory cell array formed in said first region and including a plurality of memory cells arranged in a matrix form; peripheral circuitry formed in said second region and comprising a plurality of MISFETs each having a gate electrode and source and drain regions; and a conductor layer including first wirings and second wirings, wherein said first wirings are disposed in said first region and said second wirings are disposed in said second region, said first and second wirings are used for connections to the source or drain region of each said MISFET in said first and second regions, respectively, and wherein the difference in the height distances as measured from the back surface of said semiconductor substrate to said first and second wirings, respectively, is not larger than 1.5 μm.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-08-16 | 1997-02-15 | 1997-08-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-08-16 | 2001-02-15 | 2001-08-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-08-16 | 2005-02-15 | 2005-08-17 | $7700.00 | Window Closed / Lapsed |