Patent US5231044A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5231044A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of making semiconductor memory elements

Assignee: SK Hynix Inc
•
Filing: 1992-09-14
•
Granted: 1993-07-27
•
Expires: 2012-09-14
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method of making a semiconductor memory element such as in dynamic random access memories including forming a transistor on a semiconductor substrate, forming a polysilicon film, a metal silicide film and an oxide film, in this order, over the resultant entire exposed surface so as to form a bit line at the bit line contact, forming another oxide film over the resultant entire exposed surface and forming side wall spacers and a capacitor contact, depositing a first doped polysilicon film over the resultant entire exposed surface, and forming a first smoothing oxide film over the first doped polysilicon film. Over the resultant entire exposed surface, a nitride film is formed which has a thickness larger than that of the first doped polysilicon film by two times or more. A second smoothing oxide film is formed over the nitride film. The nitride film is etched using the smoothing oxide films as a mask. The method also includes depositing a second polysilicon film for a storage node and a third oxide film over the resultant entire exposed surface, etching the second doped polysilicon film using the first, second and third smoothing oxide films as a mask, forming a storage node, and forming a dielectric film for a capacitor and a plate node.

Inventors

  • 👤 Young K. Jun

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 05:17
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/01; H10B12/02; H10B12/03; H10B12/30; H10B12/31; H10B12/318; H10B12/48; H10B12/485; H10P; H10P14/00; H10P14/20; H10P14/24

Claims Analysis

Total Claims: 15
Claim 1
Independent Claim 410 words
A method of making a semiconductor memory element comprising the steps of: forming a field oxide film on a semiconductor substrate to define an active region in the semiconductor substrate; forming a transistor at the active region, the transistor having a gate oxide film, a gate, source and drain regions and a gate insulating film; etching the gate insulating film to form a bit line contact with the source region; forming a polysilicon film, a metal silicide film and a first oxide film, in this order, on the exposed surface, and patterning the polysilicon film, the metal silicide film and the first oxide film to form a bit line connected to the source region through the bit line contact; forming a second oxide film on the exposed surface and anisotropically dry etching the second oxide film to form side wall spacers for the bit line and to form a capacitor contact with the drain region; depositing a first doped polysilicon film for a storage node on the exposed surface, the first doped polysilicon film being connected with the drain region of the transistor through the capacitor contact; forming a first smoothing oxide film on the first doped polysilicon film and etching back the first smoothing oxide film to smooth the surface thereof; etching the first smoothing oxide film to expose portions of the first doped polysilicon film disposed over the bit line and the field oxide film; etching the exposed portions of the first doped polysilicon film; forming a nitride film on the exposed surface; forming a second smoothing oxide film on the nitride film and etching back the second smoothing oxide film to smooth the surface thereof and to expose partially the nitride film; etching the exposed portion of the nitride film; depositing a second doped polysilicon film for the storage node on the exposed surface; forming a third smoothing oxide film on the second doped polysilicon film and etching back the third smoothing oxide film to smooth the surface thereof and to expose partially the second doped polysilicon film; etching the exposed portion of the second doped polysilicon film, wherein portions of the second doped polysilicon film remain and are connected to the remaining portions of the first doped polysilicon layer; removing the remaining portions of the first and third smoothing oxide films to form the storage node; forming a dielectric film for a capacitor on the exposed surface; and forming a plate node on the dielectric film.
Claim 2
Independent Claim 410 words
A method of making a semiconductor memory element comprising the steps of: forming a field oxide film on a semiconductor substrate to define an active region in the semiconductor substrate; forming a transistor at the active region, the transistor having a gate oxide film, a gate, source and drain regions and a gate insulating film; etching the gate insulating film to form a bit line contact with the source region; forming a polysilicon film, a metal silicide film and a first oxide film, in this order, on the exposed surface, and patterning the polysilicon film, the metal silicide film and the first oxide film to form a bit line connected to the source region through the bit line contact; forming a second oxide film on the exposed surface and anisotropically dry etching the second oxide film to form side wall spacers for the bit line and to form a capacitor contact with the drain region; depositing a first doped polysilicon film for a storage node on the exposed surface, the first doped polysilicon film being connected with the drain region of the transistor through the capacitor contact; forming a first smoothing oxide film on the first doped polysilicon film and etching back the first smoothing oxide film to smooth the surface thereof; etching the first smoothing oxide film to expose portions of the first doped polysilicon film disposed over the bit line and the field oxide film; etching the exposed portions of the first doped polysilicon film; forming a nitride film on the exposed surface; forming a second smoothing oxide film on the nitride film and etching back the second smoothing oxide film to smooth the surface thereof and to expose partially the nitride film; etching the exposed portion of the nitride film; depositing a second doped polysilicon film for the storage node on the exposed surface; forming a third smoothing oxide film on the second doped polysilicon film and etching back the third smoothing oxide film to smooth the surface thereof and to expose partially the second doped polysilicon film; etching the exposed portion of the second doped polysilicon film, wherein portions of the second doped polysilicon film remain and are connected to the remaining portions of the first doped polysilicon layer; removing the remaining portions of the first and third smoothing oxide films to form the storage node; forming a dielectric film for a capacitor on the exposed surface; and forming a plate node on the dielectric film.
Claim 3
Dependent Claim 33 words
The method of claim 1, wherein the first smoothing oxide film comprises a spin on glass, SOG, film or a multi-layer film including a SOG film and a chemical vapor deposition oxide film.
Claim 4
Dependent Claim 26 words
The method of claim 1, wherein the step of etching the first doped polysilicon film is conducted using the first smoothing oxide film as a mask.
Claim 5
Dependent Claim 27 words
The method of claim 1, wherein the nitride film has a thickness greater than the thickness of the first doped polysilicon film by two times or more.
Claim 6
Dependent Claim 31 words
The method of claim 1, wherein the step of etching the nitride film is conducted with an anisotropic dry etch method using the first and second smoothing oxide films as mask.
Claim 7
Dependent Claim 15 words
The method of claim 1, wherein the second smoothing oxide film comprises a SOG film.
Claim 8
Dependent Claim 35 words
The method of claim 1, wherein the step of etching the second doped polysilicon film is conducted with an anisotropic dry etch method using the first, second and third smoothing oxide films as a mask.
Claim 9
Dependent Claim 24 words
The method of claim 1, wherein the steps of etching the first, second and third smoothing oxide films is conducted using wet etching methods.
Claim 10
Dependent Claim 15 words
The method of claim 1, wherein the storage node has a double side wall structure.
Claim 11
Independent Claim 385 words
A method of making a semiconductor memory element comprising the steps of: forming a field oxide film on a semiconductor substrate to define an active region in the semiconductor substrate; forming a transistor at the active region, the transistor having a gate oxide film, a gate, source and drain regions and a gate insulating film; etching the gate insulating film to form a bit line contact with the source region; forming a polysilicon film, a metal silicide film and a first oxide film, in this order, on the exposed surface, and patterning the polysilicon film, the metal silicide film and the first oxide film to form a bit line connected to the source region through the bit line contact; forming a second oxide film on the exposed surface, and anisotropically dry etching the second oxide film to form side wall spacers for the bit line and to form a capacitor contact with the drain region; depositing a first doped polysilicon film for a storage node on the exposed surface, the first doped polysilicon film being connected with the drain region of the transistor through the capacitor contact; forming a first smoothing oxide film on the first doped polysilicon film and etching back the first smoothing oxide film to smooth the surface thereof; etching the first smoothing oxide film to expose portions of the first doped polysilicon film disposed over the bit line and the field oxide film; etching the exposed portions of the first doped polysilicon film using the first smoothing oxide film as a mask; forming a nitride film on the exposed surface; forming a second smoothing oxide film on the nitride film and etching back the second smoothing oxide film to smooth the surface thereof and to expose partially the nitride film; etching the exposed portion of the nitride film; depositing a second doped polysilicon film for the storage node on the exposed surface; etching the exposed portion of the second doped polysilicon film, wherein portions of the second doped polysilicon film remain and are connected to the remaining portions of the first doped polysilicon layer; etching the remaining portions of the first and second smoothing oxide films to form the storage node; forming a dielectric film for a capacitor on the exposed surface; and forming a plate node on the dielectric film.
Claim 12
Independent Claim 385 words
A method of making a semiconductor memory element comprising the steps of: forming a field oxide film on a semiconductor substrate to define an active region in the semiconductor substrate; forming a transistor at the active region, the transistor having a gate oxide film, a gate, source and drain regions and a gate insulating film; etching the gate insulating film to form a bit line contact with the source region; forming a polysilicon film, a metal silicide film and a first oxide film, in this order, on the exposed surface, and patterning the polysilicon film, the metal silicide film and the first oxide film to form a bit line connected to the source region through the bit line contact; forming a second oxide film on the exposed surface, and anisotropically dry etching the second oxide film to form side wall spacers for the bit line and to form a capacitor contact with the drain region; depositing a first doped polysilicon film for a storage node on the exposed surface, the first doped polysilicon film being connected with the drain region of the transistor through the capacitor contact; forming a first smoothing oxide film on the first doped polysilicon film and etching back the first smoothing oxide film to smooth the surface thereof; etching the first smoothing oxide film to expose portions of the first doped polysilicon film disposed over the bit line and the field oxide film; etching the exposed portions of the first doped polysilicon film using the first smoothing oxide film as a mask; forming a nitride film on the exposed surface; forming a second smoothing oxide film on the nitride film and etching back the second smoothing oxide film to smooth the surface thereof and to expose partially the nitride film; etching the exposed portion of the nitride film; depositing a second doped polysilicon film for the storage node on the exposed surface; etching the exposed portion of the second doped polysilicon film, wherein portions of the second doped polysilicon film remain and are connected to the remaining portions of the first doped polysilicon layer; etching the remaining portions of the first and second smoothing oxide films to form the storage node; forming a dielectric film for a capacitor on the exposed surface; and forming a plate node on the dielectric film.
Claim 13
Dependent Claim 27 words
The method of claim 10, wherein the nitride film has a thickness greater than the thickness of the first doped polysilicon film by two times or less.
Claim 14
Dependent Claim 34 words
The method of claim 10, wherein the step of etching the second doped polysilicon film is selectively carried out using an etch-back method using the first and second smoothing oxide films as a mask.
Claim 15
Dependent Claim 15 words
The method of claim 10, wherein the storage node has a single side wall structure.

References Cited (Backward Citations)

JPS6474752A Cited
EP0404553A1 Cited
JPH0391957A Cited
US5155057A Cited
US5061650A Cited
US5084405A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1996-07-26 1997-01-25 1997-07-27 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2000-07-26 2001-01-25 2001-07-27 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2004-07-26 2005-01-25 2005-07-27 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag