Patent US2151336A successfully refreshed from Google Patents.
Patent US5228131A successfully refreshed from Google Patents.
US5228131A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Data processor with selectively enabled and disabled branch prediction operation
Assignee: Mitsubishi Electric Corp
•
Filing: 1991-03-06
•
Granted: 1993-07-13
•
Expires: 2011-03-06
Abstract
Abstract The data processor related to the invention enables to designate whether the branch prediction mechanism itself should be activated or not for a conditional branch instruction, and the data processor enables to initialize branch history as required and also designates activation or inactivation of the branch prediction mechanism by setting a specific value to a specific bit of an exclusive usable register by software means. Also when a specific instruction is executed, the data processor automatically clears the branch history. As a result, in the event when the data processing efficiency is adversely declined by application of branch prediction mechanism or when monitoring external address bus, the branching prediction mechanism can be inactivated by setting the predetermined value to the exclusive usable register. Likewise, when the reliability of the branch history lowers due to such as variation in the program running condition, the data processor is capable of clearing the branch history by writing a specific value into the exclusive usable register, and when executing a specific instruction which varies the program executing condition, branch history is automatically cleared.
Inventors
- 👤 Tatsuya Ueda
- 👤 Toyohiko Yoshida
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 18:51
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/30; G06F9/38; G06F9/3824; G06F9/3826
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
136 words
A pipeline processor having a series of processing stages for processing a set of instructions, the processor comprising: means for detecting a conditional branch instruction; means for selectively predicting either one of satisfaction or non-satisfaction of a prescribed condition of said conditional branch instruction prior to execution of said conditional branch instruction; and means for controlling the selectivity of said predicting means, said controlling means having a first state and a second state, said controlling means during said first state enabling said predicting means to predict whether said condition is satisfied, said controlling means during said second state disabling said predicting means to preclude prediction of whether said prediction is satisfied; and wherein the state of said controlling means is defined by an instruction to be either one of said first state or said second state.
Claim 2
Dependent Claim
136 words
A pipeline processor having a series of processing stages for processing a set of instructions, the processor comprising: means for detecting a conditional branch instruction; means for selectively predicting either one of satisfaction or non-satisfaction of a prescribed condition of said conditional branch instruction prior to execution of said conditional branch instruction; and means for controlling the selectivity of said predicting means, said controlling means having a first state and a second state, said controlling means during said first state enabling said predicting means to predict whether said condition is satisfied, said controlling means during said second state disabling said predicting means to preclude prediction of whether said prediction is satisfied; and wherein the state of said controlling means is defined by an instruction to be either one of said first state or said second state.
Claim 3
Dependent Claim
39 words
The processor of claim 1 further comprising a branch history table for storing a branch history of conditional branch instructions, said predicting means accessing said branch history table during said first state to predict whether said condition is satisfied.
Claim 4
Dependent Claim
23 words
The processor of claim 2 in which said branch history table is cleared in response to a change in a program executing condition.
Claim 5
Dependent Claim
143 words
A pipeline processor having a series of processing stages for processing a set of instructions, the processor comprising means for detecting a conditional branch instruction; means for selectively predicting either one of satisfaction or non-satisfaction of a prescribed condition of said conditional branch instruction prior to execution of said conditional branch instruction; means for controlling the selectivity of said predicting means, said controlling means having a first state and a second state, said controlling means during said first state enabling said predicting means to predict whether said condition is satisfied, said controlling means during said second state disabling said predicting means to preclude prediction of whether said prediction is satisfied; and a branch history table for storing a branch history of conditional branch instructions, said predicting means accessing said branch history table during said first state to predict whether said condition is satisfied.
Claim 6
Dependent Claim
143 words
A pipeline processor having a series of processing stages for processing a set of instructions, the processor comprising means for detecting a conditional branch instruction; means for selectively predicting either one of satisfaction or non-satisfaction of a prescribed condition of said conditional branch instruction prior to execution of said conditional branch instruction; means for controlling the selectivity of said predicting means, said controlling means having a first state and a second state, said controlling means during said first state enabling said predicting means to predict whether said condition is satisfied, said controlling means during said second state disabling said predicting means to preclude prediction of whether said prediction is satisfied; and a branch history table for storing a branch history of conditional branch instructions, said predicting means accessing said branch history table during said first state to predict whether said condition is satisfied.
Claim 7
Dependent Claim
30 words
The processor of claim 4 in which the state of said controlling means is defined by an instruction to be either one of said first state or said second state.
Claim 8
Dependent Claim
23 words
The processor of claim 5 in which said branch history table is cleared in response to a change in a program executing condition.
Claim 9
Dependent Claim
46 words
The data processor of claim 4 wherein said branch history table stores prespecified prediction values which are all false and that a desired prespecified pattern indicates no branch prediction such that said branch prediction means predicts processing in a particular order when in said first state.
References Cited (Backward Citations)
US4477872A
Cited
US4777594A
Cited
US4764861A
Cited
US4760520A
Cited
US4827402A
Cited
US4763245A
Cited
US4853840A
Cited
US4858104A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-07-12 | 1997-01-11 | 1997-07-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-07-12 | 2001-01-11 | 2001-07-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-07-12 | 2005-01-11 | 2005-07-13 | $7700.00 | Window Closed / Lapsed |