Patent US5225834A successfully refreshed from Google Patents.
US5225834A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor integrated circuit boundary scan test with multiplexed node selection
Assignee: Panasonic Holdings Corp
•
Filing: 1991-12-02
•
Granted: 1993-07-06
•
Expires: 2011-12-02
Abstract
Abstract A semiconductor integrated circuit having a test circuit built therein is disclosed which consists of an A/D converter to be connected to a peripheral circuit, a digital circuit connected to the A/D converter, a digital signal switching device for selectively connecting to the output of the A/D converter and that of the digital circuit, and a boundary scan output circuit connected to the output of the digital signal switching device, wherein the digital signal switching device connects the A/D converter to the boundary scan output circuit in a normal mode, while the signal fetched in the boundary scan output circuit is outputted therefrom in test mode. Semiconductor integrated circuits having an analog circuit built therein and an analog integrated circuit in which a test circuit is built-in are also disclosed.
Inventors
- 👤 Kiyoshi Imai
- 👤 Toshiaki Tsuji
- 👤 Taku Takada
- 👤 Seiichi Taguchi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 16:40
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/3167; H; H10; H10D; H10D89/00; H10D89/10; G01R31/317; G01R31/3181; G01R31/3185; G01R31/318533; G01R31/318536; H03; H03M; H03M1/00; H03M1/12
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
148 words
A semiconductor integrated circuit comprising: an A/D converter to be connected to an analog peripheral circuit; a digital circuit connected to the output side of said A/D converter; a digital signal switching device connected to the output side of said A/D converter and to the output side of said digital circuit, said digital signal switching device switching from the former output to the latter output or vice versa in accordance with a switching control signal applied thereto; and a boundary scan output circuit connected to the output side of said digital signal switching device, said boundary scan output circuit being operable in a normal mode wherein outputs of said digital signal switching device are fetched thereinto, and in a test mode wherein the fetched outputs of said digital signal switching device are outputted from said boundary scan output circuit sequentially in response to a test signal inputted thereto.
Claim 2
Dependent Claim
148 words
A semiconductor integrated circuit comprising: an A/D converter to be connected to an analog peripheral circuit; a digital circuit connected to the output side of said A/D converter; a digital signal switching device connected to the output side of said A/D converter and to the output side of said digital circuit, said digital signal switching device switching from the former output to the latter output or vice versa in accordance with a switching control signal applied thereto; and a boundary scan output circuit connected to the output side of said digital signal switching device, said boundary scan output circuit being operable in a normal mode wherein outputs of said digital signal switching device are fetched thereinto, and in a test mode wherein the fetched outputs of said digital signal switching device are outputted from said boundary scan output circuit sequentially in response to a test signal inputted thereto.
Claim 3
Dependent Claim
198 words
A semiconductor integrated circuit comprising: an analog circuit to be connected to an analog peripheral circuit; an analog signal switching device for switching from the outputs of said analog peripheral circuit to the outputs of said analog circuit or vice versa in accordance with a switching control signal applied thereto; an A/D converter connected to the output side of said analog signal switching device; a digital circuit connected to the output side of said A/D converter; a digital signal switching device connected to the output side of both said A/D converter and said digital circuit, said digital signal switching device switching from the output of said A/D converter to the output of said digital circuit of vice versa in accordance with a switching control signal applied thereto; and a boundary scan output circuit connected to the output side of said digital signal switching device, said boundary scan output circuit being operable in a normal mode wherein outputs of said digital signal switching device are fetched thereinto, and in a test mode wherein the fetched outputs of said digital signal switching device are outputted from said boundary scan output circuit sequentially in response to a test signal inputted thereto.
Claim 4
Dependent Claim
198 words
A semiconductor integrated circuit comprising: an analog circuit to be connected to an analog peripheral circuit; an analog signal switching device for switching from the outputs of said analog peripheral circuit to the outputs of said analog circuit or vice versa in accordance with a switching control signal applied thereto; an A/D converter connected to the output side of said analog signal switching device; a digital circuit connected to the output side of said A/D converter; a digital signal switching device connected to the output side of both said A/D converter and said digital circuit, said digital signal switching device switching from the output of said A/D converter to the output of said digital circuit of vice versa in accordance with a switching control signal applied thereto; and a boundary scan output circuit connected to the output side of said digital signal switching device, said boundary scan output circuit being operable in a normal mode wherein outputs of said digital signal switching device are fetched thereinto, and in a test mode wherein the fetched outputs of said digital signal switching device are outputted from said boundary scan output circuit sequentially in response to a test signal inputted thereto.
Claim 5
Dependent Claim
113 words
A semiconductor integrated circuit comprising an analog integrated circuit, being characterized in that said analog integrated circuit comprises an analog circuit to be connected to an analog peripheral circuit, an A/D converter connected, via a switching means, to both the input and the output sides of said analog circuit, and a boundary scan output circuit connected to the output side of said A/D converter, wherein said switching means connects to the output of said analog circuit in a normal mode, and switches so as to connect sequentially the input of said analog peripheral circuit to said A/D converter in a test mode, in response to a test signal applied to said switching means.
Claim 6
Dependent Claim
113 words
A semiconductor integrated circuit comprising an analog integrated circuit, being characterized in that said analog integrated circuit comprises an analog circuit to be connected to an analog peripheral circuit, an A/D converter connected, via a switching means, to both the input and the output sides of said analog circuit, and a boundary scan output circuit connected to the output side of said A/D converter, wherein said switching means connects to the output of said analog circuit in a normal mode, and switches so as to connect sequentially the input of said analog peripheral circuit to said A/D converter in a test mode, in response to a test signal applied to said switching means.
References Cited (Backward Citations)
US4872169A
Cited
JPS63233384A
Cited
US4922492A
Cited
US4967142A
Cited
US5132974A
Cited
US5132685A
Cited
US5150044A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-07-05 | 1997-01-04 | 1997-07-06 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-07-05 | 2001-01-04 | 2001-07-06 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-07-05 | 2005-01-04 | 2005-07-06 | $7700.00 | Window Closed / Lapsed |