Patent US3238420A successfully refreshed from Google Patents.
US5219792A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for forming multilevel interconnection in a semiconductor device
Assignee: Samsung Electronics Co Ltd
•
Filing: 1991-07-18
•
Granted: 1993-06-15
•
Expires: 2011-07-18
Abstract
Abstract Disclosed is a method for manufacturing a semiconductor device. A multilevel interconnection process for forming a via hole on the first layer electrode and then forming the second layer electrode, comprises the steps of forming the first dielectric layer on the whole surface of the semiconductor substrate where the first layer electrode has been formed, filling the re-entrant by forming the insulating material on the first dielectric layer, laminating a second dielectric layer on the first dielectric layer and the insulating material, forming a via hole by carrying out the photolithography process on the second dielectric layer formed on the first layer electrode, forming an insulating layer on the whole surface of the semiconductor substrate where the via hole has been formed, leaving the spacer on the side wall of the via hole by anisotropically etching the insulating layer, depositing the conductive material on the inside of the via hole whose side wall is enclosed by the spacer and on the whole surface of the second dielectric layer, and patterning the conductive material as a desirable conductive layer shape. Thus, the several problems due to overetching and underetching of the conventional SOG layer can be solved and the slope of the via hole is smaller, thereby improving the step coverage of the conductive material filling the via hole.
Inventors
- 👤 Jang-rae Kim
- 👤 Han-su Kim
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 17:46
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/071; H10W20/081; H10W20/089; H10W20/082; H10P; H10P14/00; H10P14/60; H10P14/63; H10P14/6326; H10P14/6328; H10P14/6334; H10P14/6336; H10W20/031; H10W20/092; Y; Y10; Y10S; Y10S148/00; Y10S148/043
Claims Analysis
Total Claims: 24
Claim 1
Independent Claim
175 words
A method for forming multilevel interconnection of a semiconductor device for forming a via hole on a first layer electrode and then forming a second layer electrode, comprising the steps of: forming a first dielectric layer on the whole surface of the semiconductor substrate where the first layer electrode is formed; filling an re-entrant by forming an insulating material on said fist dielectric layer; laminating a second dielectric layer on said first dielectric layer and said insulating material; forming said via hole by carrying out a photolithography process on said second dielectric layer formed on said first layer electrode; forming an insulating layer on the whole surface of the semiconductor substrate where said via hole has been formed; leaving a spacer on a side wall of the via hole by anisotropically etching said insulating layer; depositing a conductive material on the inside of said via hole whose side wall is enclosed by said spacer and on the whole surface of said second dielectric layer; and pattering said conductive material to the desirable conductive layer shape.
Claim 2
Independent Claim
175 words
A method for forming multilevel interconnection of a semiconductor device for forming a via hole on a first layer electrode and then forming a second layer electrode, comprising the steps of: forming a first dielectric layer on the whole surface of the semiconductor substrate where the first layer electrode is formed; filling an re-entrant by forming an insulating material on said fist dielectric layer; laminating a second dielectric layer on said first dielectric layer and said insulating material; forming said via hole by carrying out a photolithography process on said second dielectric layer formed on said first layer electrode; forming an insulating layer on the whole surface of the semiconductor substrate where said via hole has been formed; leaving a spacer on a side wall of the via hole by anisotropically etching said insulating layer; depositing a conductive material on the inside of said via hole whose side wall is enclosed by said spacer and on the whole surface of said second dielectric layer; and pattering said conductive material to the desirable conductive layer shape.
Claim 3
Dependent Claim
28 words
A method for forming multilevel interconnection of a semiconductor device as claimed in claim 1, wherein the thickness of said first layer electrode is about 0.5 to -0.9μm.
Claim 4
Dependent Claim
29 words
A method for forming multilevel interconnection of a semiconductor device as claimed in claim 1, wherein said first dielectric layer is one of SiO 2 , TEOS, and PSG.
Claim 5
Dependent Claim
29 words
A method for forming multilevel interconnection of a semiconductor device as claimed in claim 3, wherein said first dielectric layer is formed by a plasma enhanced chemical vapor deposit.
Claim 6
Dependent Claim
29 words
A method for forming multilevel interconnection of a semiconductor device as claimed in claim 3, wherein said first dielectric layer is deposited to a thickness of 0.2 to 0.6μm.
Claim 7
Dependent Claim
23 words
A method for forming multilevel interconnection of a semiconductor device as claimed in claim 1, wherein said insulating material is a SOG layer.
Claim 8
Dependent Claim
27 words
A method for forming multilevel interconnection of a semiconductor device a claimed in claim 6, wherein said insulating material is coated through at least one coating process.
Claim 9
Dependent Claim
28 words
A method for forming multilevel interconnection of a semiconductor device as claimed in claim 6, wherein said insulating material is formed to a thickness of 0.05 to 0.4μm.
Claim 10
Dependent Claim
35 words
A method for forming multilevel interconnection of a semiconductor device as claimed in claim 6, wherein said second dielectric layer is self-planarized by forming said insulating material and filling said re-entrant through the etch-back process.
Claim 11
Dependent Claim
32 words
A method for forming multilevel interconnection of a semiconductor device as claimed in claim 9, wherein said etch-back process is carried out until a surface of said first dielectric layer is exposed.
Claim 12
Dependent Claim
34 words
A method for forming multilevel interconnection of a semiconductor device as claimed in claim 9, wherein said etch-back process is carried out, so that the insulating material is left on said first dielectric layer.
Claim 13
Dependent Claim
26 words
A method for forming multilevel interconnection of a semiconductor device as claimed in claim 6, wherein said insulating material is directly deposited without a etch-back process.
Claim 14
Dependent Claim
29 words
A method for forming multilevel interconnection of a semiconductor device as claimed in claim 6, wherein said insulating material self-planarizes said second dielectric layer by repeating a coating/baking process.
Claim 15
Dependent Claim
31 words
A method for forming multilevel interconnection of a semiconductor device as claimed in claim 1, wherein said second dielectric layer is the same material as that of the first dielectric layer.
Claim 16
Dependent Claim
29 words
A method for forming multilevel interconnection of a semiconductor device as claimed in claim 14, wherein said second dielectric layer is deposited to a thickness of 0.2 to 0.6μm.
Claim 17
Dependent Claim
40 words
A method for forming multilever interconnection of a semiconductor device as claimed in claim 1, wherein in said etching step for forming an via hole, the isotropic etching is carried out first and an anisotropic etching is then carried out.
Claim 18
Dependent Claim
43 words
A method for forming multilevel interconnection of a semiconductor device as claimed in claim 16, wherein said isotropic etching is carried out until the edge part of the second dielectric layer in contact with the via hole is etched by 0.1 to 0.5μm.
Claim 19
Dependent Claim
24 words
A method for forming multilevel interconnection of a semiconductor device as claimed in claim 1, wherein said via hole has the size of submicron.
Claim 20
Dependent Claim
27 words
A method for forming multilevel interconnection of a semiconductor device as claimed in claim 1, wherein the size of said via hole is about 0.6 to 1.5μm.
Claim 21
Dependent Claim
35 words
A method for forming multilever interconnection of a semiconductor device as claimed in claim 1, wherein said insulating layer is the same material as those of the first dielectric layer and the second dielectric layer.
Claim 22
Dependent Claim
28 words
A method for forming multilevel interconnection of a semiconductor device as claimed in claim 20, wherein said insulating layer is deposited to a thickness of 0.05 to 0.15μm.
Claim 23
Dependent Claim
36 words
A method for forming multilevel interconnection of a semiconductor device as claimed in claim 1, wherein the conductive material for forming said first layer electrode and said second layer electrode is a low resistance conductive material.
Claim 24
Dependent Claim
38 words
A method for forming multilevel interconnection of a semiconductor device as claimed in claim 1, wherein the conductive material for forming said first layer electrode and said second layer electrode is a metal having a high melting point.
References Cited (Backward Citations)
US4977105A
Cited
US5086016A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-06-14 | 1996-12-14 | 1997-06-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-06-14 | 2000-12-14 | 2001-06-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-06-14 | 2004-12-14 | 2005-06-15 | $7700.00 | Window Closed / Lapsed |