US5219765A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for manufacturing a semiconductor device including wafer aging, probe inspection, and feeding back the results of the inspection to the device fabrication process
Assignee: Renesas Electronics Corp
•
Filing: 1990-07-06
•
Granted: 1993-06-15
•
Expires: 2010-07-06
Abstract
Abstract The present invention provides a method for manufacturing a highly reliable semiconductor device without waste by incorporating predetermined functions into a wafer in a wafer completion process, aging the wafer in a wafer aging process, distinguishing between non-defective and defective chips in a probe inspection process, separating chips in the wafer one by one in a dicing process, sorting out the chips into non-defective and defective chips in a selection process, then analyzing failure information and feeding back the result of the analysis to the wafer completion process in a feedback process, thereby quickly analyzing and repairing a failure process on reliability in the wafer completion process.
Inventors
- 👤 Toru Yoshida
- 👤 Suguru Sakaguchi
- 👤 Aizo Kaneda
- 👤 Kooji Serizawa
- 👤 Munehisa Kishimoto
- 👤 Masaaki Mutoh
- 👤 Kunio Matsumoto
- 👤 Isao Ohomori
- 👤 Shingo Yorisaki
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 17:59
CPC Classifications
H; H10; H10P; H10P74/00; H10P74/23; Y; Y10; Y10S; Y10S148/00; Y10S148/162; Y10S438/00; Y10S438/975
Claims Analysis
Total Claims: 24
Claim 1
Independent Claim
202 words
A method for manufacturing a semiconductor device, including: a wafer completion process comprising a plurality of processing steps for incorporating functions in a wafer, the wafer having a plurality of chips; a wafer aging process for aging the wafer fabricated by said wafer completion process; a probe inspection process for inspecting the functions of the wafer aged by said wafer aging process and distinguishing between non-defective and defective chips; a dicing process for separating one by one the plurality of chips in the wafer inspected by said probe inspection process; a selection process for sorting out the chips separated by said dicing process into non-defective and defective chips in accordance with a failure information provided from said probe inspection process; and a feedback process for analyzing the failure information provided from said probe inspection process, estimating a cause failure and feeding back the result of the estimation of the cause of failure to said wafer completion process, wherein said feedback process includes a failure map making process for making a failure map in accordance with said failure information, and an analysis process for analyzing which processing steps in said wafer completion process causes a failure, on the basis of said failure map.
Claim 2
Independent Claim
202 words
A method for manufacturing a semiconductor device, including: a wafer completion process comprising a plurality of processing steps for incorporating functions in a wafer, the wafer having a plurality of chips; a wafer aging process for aging the wafer fabricated by said wafer completion process; a probe inspection process for inspecting the functions of the wafer aged by said wafer aging process and distinguishing between non-defective and defective chips; a dicing process for separating one by one the plurality of chips in the wafer inspected by said probe inspection process; a selection process for sorting out the chips separated by said dicing process into non-defective and defective chips in accordance with a failure information provided from said probe inspection process; and a feedback process for analyzing the failure information provided from said probe inspection process, estimating a cause failure and feeding back the result of the estimation of the cause of failure to said wafer completion process, wherein said feedback process includes a failure map making process for making a failure map in accordance with said failure information, and an analysis process for analyzing which processing steps in said wafer completion process causes a failure, on the basis of said failure map.
Claim 3
Dependent Claim
24 words
A method for manufacturing a semiconductor device according to claim 1, wherein said failure map making process is carried out for each failure mode.
Claim 4
Dependent Claim
35 words
A method for manufacturing a semiconductor device according to claim 1, wherein a plurality of wafers are formed in a production lot, and said failure map making process is carried out for each production lot.
Claim 5
Dependent Claim
29 words
A method for manufacturing a semiconductor device according to claim 1, wherein said analysis process analyzes a pattern of the failure map made by said failure map making process.
Claim 6
Dependent Claim
49 words
A method for manufacturing a semiconductor device according to claim 1, wherein in said wafer aging process a power source voltage and a signal voltage are supplied from power supplying electrodes for operating the chips in said wafer while suppressing noises using a noise suppressing multilayer ceramic chip capacitor.
Claim 7
Dependent Claim
37 words
A method for manufacturing a semiconductor device according to claim 5, wherein in said wafer aging process an electric current flowing through said power supplying electrodes is limited by a current limiting, thick or thin film resistor.
Claim 8
Dependent Claim
59 words
A method for manufacturing a semiconductor device according to claim 1, wherein in said wafer aging process, power supplying electrodes and an anisotropic electroconductive material are connected together electrically, and said anisotropic electroconductive material and the chips in said wafer are also connected together electrically, said anisotropic electroconductive material being interposed between the chips and the power supplying electrodes.
Claim 9
Dependent Claim
88 words
A method for manufacturing a semiconductor device according to claim 1, wherein in said wafer aging process, power supplying electrodes on a power supply board, and said chips of the wafer, are registered with each other, by the registration of (1) an alignment mark exposed through a hole in the power supply board and formed simultaneously with the power supplying electrodes on the power supply board having a plurality of said power supplying electrodes, with (2) an alignment mark formed on said wafer in said wafer completion process.
Claim 10
Dependent Claim
51 words
A method for manufacturing a semiconductor device according to claim 1, wherein in said wafer aging process, a plurality of said wafers and a plurality of power supply boards are stacked alternately, and a load is applied to all of said wafers and said power supply boards at a same time.
Claim 11
Dependent Claim
68 words
A method for manufacturing a semiconductor device according to claim 9, wherein said load is applied to the plurality of said wafers and the plurality of power supply boards while the plurality of wafers and the plurality of power supply boards are stacked alternatively, the load being applied in a direction in which the plurality of said wafers and the plurality of power supply boards are stacked alternatively.
Claim 12
Dependent Claim
95 words
A method for manufacturing a semiconductor device according to claim 1, wherein in said wafer aging process, said wafer and a power supply board are put one upon the other in a container having a pressure block, then the internal gas of said container is discharged, and due to a pressure difference between the atmospheric pressure and the internal pressure of said container, said pressure block is pressed against said wafer or said power supply board to make electrical conduction between the chips in said wafer and power supplying electrodes of said power supply board.
Claim 13
Independent Claim
232 words
A method for manufacturing a semiconductor device, including: a wafer completion process comprising a plurality of processing steps for incorporating functions in a wafer, the wafer having a plurality of chips; a wafer aging process for aging the wafer fabricated by said wafer completion process, inspecting the functions of the wafer and distinguishing between non-defective and defective chips; a probe inspection process for inspecting the functions of the wafer aged by said wafer aging process and distinguishing between non-defective and defective chips; a dicing process for separating one by one the plurality of chips in the wafer inspected by said probe inspection process; a selection process for sorting out the chips separated by said dicing process into non-defective and defective chips in accordance with a failure information provided from said wafer aging process and that provided from said probe inspection process; and a feedback process for analyzing the failure information provided from said wafer aging process and that provided from said probe inspection process, estimating a cause of failure and feeding back the result of the estimation of the cause of failure to said wafer completion process, wherein said feedback process includes a failure map making process for making a failure map in accordance with said failure information, and an analysis process for analyzing which processing steps in said wafer completion process causes a failure, on the basis of said failure map.
Claim 14
Independent Claim
232 words
A method for manufacturing a semiconductor device, including: a wafer completion process comprising a plurality of processing steps for incorporating functions in a wafer, the wafer having a plurality of chips; a wafer aging process for aging the wafer fabricated by said wafer completion process, inspecting the functions of the wafer and distinguishing between non-defective and defective chips; a probe inspection process for inspecting the functions of the wafer aged by said wafer aging process and distinguishing between non-defective and defective chips; a dicing process for separating one by one the plurality of chips in the wafer inspected by said probe inspection process; a selection process for sorting out the chips separated by said dicing process into non-defective and defective chips in accordance with a failure information provided from said wafer aging process and that provided from said probe inspection process; and a feedback process for analyzing the failure information provided from said wafer aging process and that provided from said probe inspection process, estimating a cause of failure and feeding back the result of the estimation of the cause of failure to said wafer completion process, wherein said feedback process includes a failure map making process for making a failure map in accordance with said failure information, and an analysis process for analyzing which processing steps in said wafer completion process causes a failure, on the basis of said failure map.
Claim 15
Dependent Claim
24 words
A method for manufacturing a semiconductor device according to claim 12, wherein said failure map making process is carried out for each failure mode.
Claim 16
Dependent Claim
35 words
A method for manufacturing a semiconductor device according to claim 2, wherein a plurality of wafers are formed in a production lot, and said failure map making process is carried out for each production lot.
Claim 17
Dependent Claim
29 words
A method for manufacturing a semiconductor device according to claim 12, wherein said analysis process analyzes a pattern of the failure map made by said failure map making process.
Claim 18
Dependent Claim
49 words
A method for manufacturing a semiconductor device according to claim 12, wherein in said wafer aging process a power source voltage and a signal voltage are supplied from power supplying electrodes for operating the chips in said wafer while suppressing noises using a noise suppressing multilayer ceramic chip capacitor.
Claim 19
Dependent Claim
37 words
A method for manufacturing a semiconductor device according to claim 16, wherein in said wafer aging process an electric current flowing through said power supplying electrodes is limited by a current limiting, thick or thin film resistor.
Claim 20
Dependent Claim
59 words
A method for manufacturing a semiconductor device according to claim 12, wherein in said wafer aging process, power supplying electrodes and an anisotropic electroconductive material are connected together electrically, and said anisotropic electroconductive material and the chips in said wafer are also connected together electrically, said anisotropic electroconductive material being interposed between the chips and the power supplying electrodes.
Claim 21
Dependent Claim
89 words
A method for manufacturing a semiconductor device according to claim 12, wherein in said wafer aging process, power supplying electrodes on a power supply board, and said chips in the wafer, are registered with each other, by the registration of (1) an alignment mark exposed through a through hole in the power supply board and formed simultaneously with the power supplying electrodes on the power supply board having a plurality of said power supplying electrodes, with (2) an alignment mark formed on said wafer in said wafer completion process.
Claim 22
Dependent Claim
51 words
A method for manufacturing a semiconductor device according to claim 12, wherein in said wafer aging process, a plurality of said wafers and a plurality of power supply boards are stacked alternately, and a load is applied to all of said wafers and said power supply boards at a same time.
Claim 23
Dependent Claim
68 words
A method for manufacturing a semiconductor device according to claim 20, wherein said load is applied to the plurality of said wafers and the plurality of power supply boards while the plurality of wafers and the plurality of power supply boards are stacked alternatively, the load being applied in a direction in which the plurality of said wafers and the plurality of power supply boards are stacked alternatively.
Claim 24
Dependent Claim
95 words
A method for manufacturing a semiconductor device according to claim 12, wherein in said wafer aging process, said wafer and a power supply board are put one upon the other in a container having a pressure block, then the internal gas of said container is discharged, and due to a pressure difference between the atmospheric pressure and the internal pressure of said container, said pressure block is pressed against said wafer or said power supply board to make electrical conduction between the chips in said wafer and power supplying electrodes of said power supply board.
References Cited (Backward Citations)
US4607219A
Cited
JPS60116144A
Cited
JPS60167343A
Cited
JPS62143436A
Cited
US4751656A
Cited
JPS62221126A
Cited
JPS62287637A
Cited
JPS62293629A
Cited
JPS63204621A
Cited
US4801869A
Cited
US4853628A
Cited
US4985988A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-06-14 | 1996-12-14 | 1997-06-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-06-14 | 2000-12-14 | 2001-06-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-06-14 | 2004-12-14 | 2005-06-15 | $7700.00 | Window Closed / Lapsed |