US5203002A
Expired / Lapsed
US
⏱️ 0.0 years remaining
System with a multiport memory and N processing units for concurrently/individually executing 2N-multi-instruction-words at first/second transitions of a single clock cycle
Assignee: Individual
•
Filing: 1989-12-27
•
Granted: 1993-04-13
•
Expires: 2009-12-27
Abstract
Abstract An improved digital processor mechanism capable of executing a plurality of instructions in absolute parallel. Instructions that execute in parallel are grouped into a multi-instruction word. The processor incorporates a multiport memory for storing multi-instructions, addresses and data, and a plurality of arithmetic and logit units to compute both the write address and write data for each instruction. The multiport memory allows a plurality of instruction operands and a plurality of multi-instructions to be fetched in parallel. In addition, the multiport memory allows a plurality of computer data to be written in parallel. A priority instruction multiplexer selects a next multi-instruction from a plurality of multi-instructions thus allowing each multi-instruction, which may include a plurality of different branch addresses, to execute in a single clock cycle.
Inventors
- 👤 Glen F. Wetzel
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 22:14
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/30; G06F9/38; G06F9/3802; G06F9/3804; G06F9/3885
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
245 words
A digital processor for concurrently processing a plurality of instructions in a single clock cycle having at least a first transition and a second transition comprising: input register means for receiving and outputting a multiinstruction word having N individually and concurrently executable instructions at said first transition of said single clock cycle, N is an integer greater than 1; multiport memory means, coupling to output of said input register means, for storing data and a plurality of said multiinstruction words; N processing means, coupling to said multiport memory means, for processing corresponding data outputted from said multiport memory means in response to said multiinstruction word outputted from said input register means, each of said N processing means concurrently and individually calculating a multiport memory write address and generating multiport memory write data for a different one of said N instructions within said multiinstruction word; multiplexing means, coupling to said multiport memory means and said N processing means, selectively outputting one of 2N multiinstruction words received from said multiport memory means based upon signals received from said N processing means wherein said multiport memory means outputting said 2N of said multiinstruction words to said multiplexing means in response to the output from said input register means and output from said N processing means; and, output register means, coupling to input of said input register means and output of said multiplexing means, for holding said outputted multiinstruction word at said second transition of said single clock cycle.
Claim 2
Dependent Claim
245 words
A digital processor for concurrently processing a plurality of instructions in a single clock cycle having at least a first transition and a second transition comprising: input register means for receiving and outputting a multiinstruction word having N individually and concurrently executable instructions at said first transition of said single clock cycle, N is an integer greater than 1; multiport memory means, coupling to output of said input register means, for storing data and a plurality of said multiinstruction words; N processing means, coupling to said multiport memory means, for processing corresponding data outputted from said multiport memory means in response to said multiinstruction word outputted from said input register means, each of said N processing means concurrently and individually calculating a multiport memory write address and generating multiport memory write data for a different one of said N instructions within said multiinstruction word; multiplexing means, coupling to said multiport memory means and said N processing means, selectively outputting one of 2N multiinstruction words received from said multiport memory means based upon signals received from said N processing means wherein said multiport memory means outputting said 2N of said multiinstruction words to said multiplexing means in response to the output from said input register means and output from said N processing means; and, output register means, coupling to input of said input register means and output of said multiplexing means, for holding said outputted multiinstruction word at said second transition of said single clock cycle.
Claim 3
Dependent Claim
29 words
The digital processor as set forth in claim 1, wherein said input register means having N sections for receiving a different one of N instructions within said multiinstruction word.
Claim 4
Dependent Claim
32 words
The digital processor as set forth in claim 1, wherein each said processing means having a data processing unit for generating said data and an address processing unit for calculating said address.
Claim 5
Dependent Claim
21 words
The digital processor as set forth in claim 3, wherein said data processing unit and said address processing unit operating concurrently.
Claim 6
Dependent Claim
31 words
The digital processor as set forth in claim 3, wherein said data processing unit and said address processing unit each coupling to said multiport memory via a plurality of multiplexing units.
Claim 7
Dependent Claim
46 words
The digital processor as set forth in claim 1, wherein said 2N multiinstruction words including first N multiinstruction words fetched from said multiport memory means based upon direct next instruction address from each of said N instructions within said multiinstruction word from said input register means.
Claim 8
Dependent Claim
46 words
The digital processor as set forth in claim 6, wherein said 2N multiinstruction words further including second N multiinstruction words fetched from said multiport memory means based upon indirect next instruction from each of said N instructions within said multiinstruction word form said input register means.
Claim 9
Dependent Claim
66 words
The digital processor as set forth in claim 7, wherein said multiplexing means having N instruction multiplexing means, each said instruction multiplexing means receiving a different one of said first N multiinstruction words and a different one of said second N multiinstruction words and selectively outputting one of the two received multiinstruction words in response to said signal received from one of said N processing means.
Claim 10
Dependent Claim
36 words
The digital processor as set forth in claim 8, wherein said multiplexing means having priority instruction multiplexing means coupling to output of said N instruction multiplexing means for selectively outputting one of the N multiinstruction words.
Claim 11
Independent Claim
192 words
A method for concurrently processing a plurality of instructions in a single clock cycle having at least a first transition and a second transition comprising the steps of: receiving a multiinstruction word into an input register means at said first transition of said single clock cycle having N individually and concurrently executable instructions, N is an integer greater than 1; processing, by N processing means, corresponding data outputted from said multiport memory means in response to said multiinstruction word outputted from said input register means, each of said N processing means concurrently and individually calculating a multiport memory write address and generating multiport memory write data for a different one of said N instructions within said multiinstruction word; selectively outputting one of 2N multiinstruction words received from said multiport memory means based upon signals received from said N processing means wherein said multiport memory means outputting said 2N of said multiinstruction words to multiplexing means in response to the output from said input register means and output from said N processing means; and, holding said outputted multiinstruction word at said second transition of said single clock cycle in an output register means.
Claim 12
Independent Claim
192 words
A method for concurrently processing a plurality of instructions in a single clock cycle having at least a first transition and a second transition comprising the steps of: receiving a multiinstruction word into an input register means at said first transition of said single clock cycle having N individually and concurrently executable instructions, N is an integer greater than 1; processing, by N processing means, corresponding data outputted from said multiport memory means in response to said multiinstruction word outputted from said input register means, each of said N processing means concurrently and individually calculating a multiport memory write address and generating multiport memory write data for a different one of said N instructions within said multiinstruction word; selectively outputting one of 2N multiinstruction words received from said multiport memory means based upon signals received from said N processing means wherein said multiport memory means outputting said 2N of said multiinstruction words to multiplexing means in response to the output from said input register means and output from said N processing means; and, holding said outputted multiinstruction word at said second transition of said single clock cycle in an output register means.
Claim 13
Dependent Claim
39 words
The concurrently processing a plurality of instructions method as set forth in claim 10, wherein said receiving step further having a step of receiving a different one of N instructions within said multiinstruction word into said input register means.
Claim 14
Dependent Claim
43 words
The concurrently processing a plurality of instructions method as set forth in claim 10, wherein said concurrently and individually calculating further having steps of calculating said write address by an address processing unit and calculating said write data by a data processing unit.
Claim 15
Dependent Claim
27 words
The concurrently processing a plurality of instructions method as set forth in claim 12, further both said write address and write data calculating steps are concurrently calculating.
Claim 16
Dependent Claim
62 words
The concurrently processing a plurality of instructions method as set forth in claim 12, wherein said calculating write data further having step of selecting different data for said data processing unit and wherein said calculating write address further having step of selecting different data for said address processing unit via a plurality of multiplexing units each coupling to said multiport memory means.
Claim 17
Dependent Claim
54 words
The concurrently processing a plurality of instructions method as set forth in claim 10, further comprising a step of fetching 2N multiinstruction words including first N multiinstruction words from said multiport memory means based upon direct next instruction address from each of said N instructions within said multiinstruction word from said input register means.
Claim 18
Dependent Claim
53 words
The concurrently processing a plurality of instructions method as set forth in claim 15, wherein said fetching 2N multiinstruction words further including a second N multiinstruction words from said multiport memory means based upon indirect next instruction address from each of said N instructions within said multiinstruction word from said input register means.
Claim 19
Dependent Claim
82 words
The concurrently processing a plurality of instructions method as set forth in claim 16, wherein said fetching 2N multiinstruction words further comprising steps of: selecting one of 2N multiinstruction by N instruction multiplexing means, each said instruction multiplexing means receiving a different one of said first N multiinstruction words and a different one of said second N multiinstruction words; and, selectively outputting one of the two received multiinstruction words in response to said signal received from one of said N processing means.
Claim 20
Dependent Claim
43 words
The concurrently processing a plurality of instructions method as set forth in claim 17, wherein said selectively outputting one of the N multiinstruction words by said multiplexing means further having priority instruction multiplexing means coupling to output of said N instruction multiplexing means.
References Cited (Backward Citations)
US3969702A
Cited
US4050058A
Cited
US4228498A
Cited
US4314333A
Cited
US4310879A
Cited
US4295193A
Cited
US4400768A
Cited
US4476525A
Cited
US4507728A
Cited
US4435756A
Cited
US4626989A
Cited
US4594655A
Cited
US4613953A
Cited
US4636942A
Cited
US4709327A
Cited
US4574348A
Cited
US4654788A
Cited
US4712175A
Cited
US4837676A
Cited
US4774654A
Cited
US4989140A
Cited
US4954947A
Cited
US4752873A
Cited
US4734852A
Cited
US4740894A
Cited
US4847755A
Cited
US4809169A
Cited
US4766566A
Cited
US4855904A
Cited
US4942525A
Cited
US4967339A
Cited
US4833599A
Cited
US4819155A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-04-12 | 1996-10-12 | 1997-04-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-04-12 | 2000-10-12 | 2001-04-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-04-12 | 2004-10-12 | 2005-04-13 | $7700.00 | Window Closed / Lapsed |