← Back to Patent Explorer
US5198781A Expired / Lapsed US ⏱️ 0.0 years remaining

Custom integrated circuit composed of a combination of analog circuit cells designed to operate in current mode

Assignee: Toshiba Corp
•
Filing: 1991-07-17
•
Granted: 1993-03-30
•
Expires: 2011-07-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A circuit constituting a system or a subsystem is composed of a cascade connection of a plurality of analog circuit cells. At least one of said analog circuit cells has either the current-sink input terminal and a current-source output terminal or a current-source input terminal and current-sink output terminal and operates in the current mode.

Inventors

  • 👤 Hiromi Kusakabe

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 07:59
CPC Classifications
H; H03; H03F; H03F3/00; H03F3/45; H03F3/45071

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 205 words
A custom semiconductor integrated circuit having an arrangement which is constructed by connecting in cascade a plurality of analog circuit cells, said analog circuit cells having functions different from each other, comprising: a first analog circuit cell formed as a first-stage of the cascade connected analog circuit cells, and constituting an input interface for receiving a first signal; a second analog circuit cell formed as a final-stage of the cascade connected analog circuit cells, and constituting an output interface for outputting a second signal; and a third analog circuit cell, connected between said first and second analog circuit cells, having a current-sink input terminal and a current-source output terminal in order to thereby facilitate impedance matching between respective input and output terminals of said cascade connected analog circuit cells, said third analog circuit cell operating in a current mode and performing differential input signal processing, wherein said first analog circuit cell formed as said first-stage of said cascade connected analog circuit cells is connected to said third analog circuit cell at said current-sink input terminal and said second analog circuit cell formed as said final-stage of said cascade connected analog circuit cells is connected to said third analog circuit cell at said current-source output terminal.
Claim 2
Dependent Claim 205 words
A custom semiconductor integrated circuit having an arrangement which is constructed by connecting in cascade a plurality of analog circuit cells, said analog circuit cells having functions different from each other, comprising: a first analog circuit cell formed as a first-stage of the cascade connected analog circuit cells, and constituting an input interface for receiving a first signal; a second analog circuit cell formed as a final-stage of the cascade connected analog circuit cells, and constituting an output interface for outputting a second signal; and a third analog circuit cell, connected between said first and second analog circuit cells, having a current-sink input terminal and a current-source output terminal in order to thereby facilitate impedance matching between respective input and output terminals of said cascade connected analog circuit cells, said third analog circuit cell operating in a current mode and performing differential input signal processing, wherein said first analog circuit cell formed as said first-stage of said cascade connected analog circuit cells is connected to said third analog circuit cell at said current-sink input terminal and said second analog circuit cell formed as said final-stage of said cascade connected analog circuit cells is connected to said third analog circuit cell at said current-source output terminal.
Claim 3
Dependent Claim 45 words
A custom semiconductor integrated circuit according to claim 1, wherein the first-stage analog circuit cell in said plurality of analog circuit cells is a Gm amplification analog circuit cell having a voltage input terminal of high impedance and a current output terminal of high impedance.
Claim 4
Dependent Claim 41 words
A custom semiconductor integrated circuit according to claim 1, wherein the second analog circuit cell in said plurality of analog circuit cells is a single-end analog circuit cell having a current input terminal of low impedance and a single-end output terminal.
Claim 5
Dependent Claim 205 words
A custom semiconductor integrated circuit having an arrangement which is constructed by connecting in cascade a plurality of analog circuit cells, said analog circuit cells having functions different from each other, comprising: a first analog circuit cell formed as a first-stage of the cascade connected analog circuit cells, and constituting an input interface for receiving a first signal; a second analog circuit cell formed as final-stage of the cascade connected analog circuit cells, and constituting an output interface for outputting a second signal; and a third analog circuit cell connected between said first and second analog circuit cells, having a current-source input terminal and a current-sink output terminal in order to thereby facilitate impedance matching between the respective input and output terminals of said cascade connected analog circuit cells, said third analog circuit cell operating in a current mode and performing differential input signal processing, wherein said first analog circuit cell formed as said first-stage of said cascade connected analog circuit cells is connected to said third analog circuit cell at said current-source input terminal and said second analog circuit cell formed as said final-stage of said cascade connected analog circuit cells is connected to said third analog circuit cell at said current-sink output terminal.
Claim 6
Dependent Claim 205 words
A custom semiconductor integrated circuit having an arrangement which is constructed by connecting in cascade a plurality of analog circuit cells, said analog circuit cells having functions different from each other, comprising: a first analog circuit cell formed as a first-stage of the cascade connected analog circuit cells, and constituting an input interface for receiving a first signal; a second analog circuit cell formed as final-stage of the cascade connected analog circuit cells, and constituting an output interface for outputting a second signal; and a third analog circuit cell connected between said first and second analog circuit cells, having a current-source input terminal and a current-sink output terminal in order to thereby facilitate impedance matching between the respective input and output terminals of said cascade connected analog circuit cells, said third analog circuit cell operating in a current mode and performing differential input signal processing, wherein said first analog circuit cell formed as said first-stage of said cascade connected analog circuit cells is connected to said third analog circuit cell at said current-source input terminal and said second analog circuit cell formed as said final-stage of said cascade connected analog circuit cells is connected to said third analog circuit cell at said current-sink output terminal.
Claim 7
Dependent Claim 45 words
A custom semiconductor integrated circuit according to claim 4, wherein the first analog circuit cell in said plurality of analog circuit cells is a Gm amplification analog circuit cell having a voltage input terminal of high impedance and a current output terminal of high impedance.
Claim 8
Dependent Claim 41 words
A custom semiconductor integrated circuit according to claim 4, wherein the second analog circuit cell in said plurality of analog circuit cells is a single-end analog circuit cell having a current input terminal of low impedance and a single-end output terminal.

References Cited (Backward Citations)

US3509364A Cited
US3671877A Cited
US3931583A Cited
JPS5325230A Cited
JPS5424259A Cited
US4529946A Cited
US4641108A Cited
US4987380A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1996-03-29 1996-09-28 1997-03-30 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2000-03-29 2000-09-28 2001-03-30 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2004-03-29 2004-09-28 2005-03-30 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag