Patent US5185284A successfully refreshed from Google Patents.
US5185284A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of making a semiconductor memory device
Assignee: Mitsubishi Electric Corp
•
Filing: 1991-09-12
•
Granted: 1993-02-09
•
Expires: 2011-09-12
Abstract
Abstract A semiconductor memory device which is provided with a groove type capacitor and which has been improved for increasing its storage capacity without lowering the degree of integration, and the method for producing the memory device. The device includes a first capacitor including a storage node (16) formed on the inner wall of the groove (15), a capacitor insulating film (20) and a cell plate electrode (22), a second capacitor including an electrically conductive member (43) provided on the permitter of the groove (15), the capacitor insulating film (20) and the cell plate electrode (22). The semiconductor member device has its storage capacity increased by an amount corresponding to the capacity of the second capacitor. The degree of integration is not lowered in any way since the electrically conductive member (43) forming the second capacitor is provided on the groove (15) perimeter. The method for producing the semiconductor member device is improved such that high accuracy mask matching is not required during groove (15) formation so that the production efficiency is significantly improved.
Inventors
- 👤 Kaoru Motonami
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 19:29
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/30; H10B12/37; H10B12/377
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
209 words
A method for producing a semiconductor memory device for storing the information as a function of the presence or absence of electrical charges stored in a groove capacitor, comprising the steps of: forming a gate electrode (14) for a transistor on a main surface of a semiconductor substrate (11), forming a first impurity-diffusion layer (28) on both sides of said gate electrode (14) on the main surface of said semiconductor substrate (11), after formation of said first impurity-diffusion layer (28), forming an electrically conductive member (43) on the main surface of said semiconductor substrate (11), patterning said electrically conductive member (43) for forming an opening of a predetermined shape thereby defining a region for forming said groove capacitor, forming a groove (15) of said groove capacitor by selectively etching a portion of the main surface of said semiconductor substrate (11) exposed by the formation of said opening, forming a second impurity-diffusion layer (31) on at least a sidewall of said groove (15), forming a capacitor insulating film (20) on the main surface of said semiconductor substrate (11) for covering an exposed surface of said electrically conductive member (43) and an inner surface of said groove (15), and forming a cell plate electrode (22) on said capacitor insulating film (20).
Claim 2
Independent Claim
209 words
A method for producing a semiconductor memory device for storing the information as a function of the presence or absence of electrical charges stored in a groove capacitor, comprising the steps of: forming a gate electrode (14) for a transistor on a main surface of a semiconductor substrate (11), forming a first impurity-diffusion layer (28) on both sides of said gate electrode (14) on the main surface of said semiconductor substrate (11), after formation of said first impurity-diffusion layer (28), forming an electrically conductive member (43) on the main surface of said semiconductor substrate (11), patterning said electrically conductive member (43) for forming an opening of a predetermined shape thereby defining a region for forming said groove capacitor, forming a groove (15) of said groove capacitor by selectively etching a portion of the main surface of said semiconductor substrate (11) exposed by the formation of said opening, forming a second impurity-diffusion layer (31) on at least a sidewall of said groove (15), forming a capacitor insulating film (20) on the main surface of said semiconductor substrate (11) for covering an exposed surface of said electrically conductive member (43) and an inner surface of said groove (15), and forming a cell plate electrode (22) on said capacitor insulating film (20).
Claim 3
Dependent Claim
40 words
The method according to claim 1, wherein said groove (15) of said groove type capacitor is formed under highly selective etching conditions wherein said semiconductor substrate (11) is selectively etched while said electrically conductive member (43) is left substantially unetched.
Claim 4
Dependent Claim
39 words
The method according to claim 1, wherein said step of forming said groove (15) comprises using said opening in said electrically conductive member (43) as a mask for etching said portion of the main surface of said semiconductor substrate.
Claim 5
Dependent Claim
43 words
The method according to claim 1, wherein said step of forming a cell plate electrode (22) comprises forming a polycrystal silicon film (49) on said capacitor insulating film (20) and patterning said polycrystal silicon film (49) to form said cell plate electrode (22).
Claim 6
Dependent Claim
61 words
The method according to claim 1, wherein said step of forming said groove (15) comprises the steps of depositing a photoresist on said electrically conductive member (43), and performing a self aligning etching, thereby to form an end surface of said opening of said electrically conductive member (43) and the inner wall surface of said groove (15) in a common plane.
Claim 7
Dependent Claim
40 words
The method according to claim 5, wherein said step of forming said groove (15) further comprises using said opening in said electrically conductive member (43) as a mask for etching said portion of the main surface of said semiconductor substrate.
Claim 8
Dependent Claim
44 words
The method according to claim 1, wherein said step of forming a capacitor insulating film (20) comprises forming a nitride film (50) at least on the inner surface of said groove (15), and thermally oxidizing said nitride film to form said insulating film (20).
Claim 9
Dependent Claim
51 words
The method according to claim 7, wherein said step of forming a cell plate electrode (22) comprises: forming a polycrystal silicon film (49) on said oxidized nitride film, and patterning said polycrystal silicon film and said oxidized nitride film to form said insulating film (20) and said cell plate electrode (22).
Claim 10
Dependent Claim
62 words
The method according to claim 1, wherein said step of forming a capacitor insulating film (20) comprises forming a film at least on the inner surface of said groove (15), wherein the film is a material selected from the group consisting of Ta 2 O 5 film and a multilayer film including a nitride film and a Ta 2 O 5 film.
Claim 11
Dependent Claim
43 words
The method according to claim 9, wherein said step of forming a cell plate electrode (22) comprises forming a polycrystal silicon film (49) on said capacitor insulating film (20) and patterning said polycrystal silicon film (49) to form said cell plate electrode (22).
References Cited (Backward Citations)
US4645564A
Cited
EP0176254A2
Cited
EP0223616A2
Cited
JPS6419053A
Cited
EP0376685A1
Cited
GB2231718A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-02-09 | 1996-08-10 | 1997-02-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-02-09 | 2000-08-10 | 2001-02-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-02-09 | 2004-08-10 | 2005-02-09 | $7700.00 | Window Closed / Lapsed |