Patent US5180993A successfully refreshed from Google Patents.
US5180993A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and arrangement for frequency synthesis
Assignee: Telefonaktiebolaget LM Ericsson AB
•
Filing: 1991-12-10
•
Granted: 1993-01-19
•
Expires: 2011-12-10
Abstract
Abstract In a fractional-N frequency synthesizer, the phase error signal is amplified with a factor N prior to adding or subtracting the correction value. This procedure is simpler than the procedure of multiplying the correction value by the factor 1/N. For instance, the phase error signal can be amplified in a separate means, such as an analogue multiplier or a multiplying digital-analogue converter. Amplification can also be effected in conjunction with forming the phase error signal, e.g., by amplifying currents in a so-called charging pump. Amplification of the phase error signal also affords the advantage that loop amplification, loop damping factor and loop band width are held constant. These parameters would otherwise be dependent on 1/N, as a result of varying the frequency. The foregoing technique may also be applied in conjunction with a further technique that allows the loop bandwidth of the frequency synthesizer to be varied. Proportional and integral control currents are produced and compensated for fractional-N ripple and are applied to different input points on a loop filter to obtain an output voltage to control the frequency of a voltage controlled oscillator.
Inventors
- 👤 Paul W. Dent
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 18:05
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/085; H03L7/089; H03L7/0891; H03L7/0895; H03L7/0898; H03L7/0893; H03L7/10; H03L7/107; H03L7/1072; H03L7/16; H03L7/18; H03L7/197; H03L7/1974; H03L7/1976; H03L2207/00; H03L2207/04
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
362 words
A fractional-N frequency synthesizer comprising: an accumulator that is incremented by a value representing a fractional part of a desired frequency; a variable divide-by-N circuit that is caused to divide by N 1 a defined proportion of the time and by N 2 a remaining portion of the time; a phase comparator for comparing an output pulse train from said variable divider with a reference frequency pulse train to produce phase error pulses proportional in width to a timing difference between said pulse trains; a first charge pump driven by said phase error pulses and producing first current pulses proportional in width to said phase error pulses and proportional in magnitude to a first programming current, said first current pulses being one of pull-up and pull-down current pulses; a second charge pump driven by said phase error pulses and producing second current pulses proportional in width to said phase error pulses and proportional in magnitude to a second programming current, said second current pulses being one of pull-up and pull-down current pulses; a first fractional-N ripple compensation current pulse generator producing pull-up current pulses proportional in width to contents of said accumulator and proportional in magnitude to a third programming current, an output of said first fractional-N ripple compensation current pulse generator being connected to a same circuit node as an output of said first charge pump such that said pull-up current pulses are added to said first current pulses to obtain a compensated proportional control circuit; a second fractional-N ripple compensation current pulse generator producing pull-up current pulses proportional in width to contents of said accumulator and proportional in magnitude to a fourth programming current, an output of said second fractional-N ripple compensation current pulse generator being connected to a same circuit node as an output of said second charge pump such that said pull-up current pulses are added to said second current pulses to obtain a compensated integral control circuit; and a loop filter having different input points to which respective ones of said compensated proportional control current and said compensated integral control current are applied to obtain an output voltage for controlling the frequency of a voltage controlled oscillator.
Claim 2
Dependent Claim
362 words
A fractional-N frequency synthesizer comprising: an accumulator that is incremented by a value representing a fractional part of a desired frequency; a variable divide-by-N circuit that is caused to divide by N 1 a defined proportion of the time and by N 2 a remaining portion of the time; a phase comparator for comparing an output pulse train from said variable divider with a reference frequency pulse train to produce phase error pulses proportional in width to a timing difference between said pulse trains; a first charge pump driven by said phase error pulses and producing first current pulses proportional in width to said phase error pulses and proportional in magnitude to a first programming current, said first current pulses being one of pull-up and pull-down current pulses; a second charge pump driven by said phase error pulses and producing second current pulses proportional in width to said phase error pulses and proportional in magnitude to a second programming current, said second current pulses being one of pull-up and pull-down current pulses; a first fractional-N ripple compensation current pulse generator producing pull-up current pulses proportional in width to contents of said accumulator and proportional in magnitude to a third programming current, an output of said first fractional-N ripple compensation current pulse generator being connected to a same circuit node as an output of said first charge pump such that said pull-up current pulses are added to said first current pulses to obtain a compensated proportional control circuit; a second fractional-N ripple compensation current pulse generator producing pull-up current pulses proportional in width to contents of said accumulator and proportional in magnitude to a fourth programming current, an output of said second fractional-N ripple compensation current pulse generator being connected to a same circuit node as an output of said second charge pump such that said pull-up current pulses are added to said second current pulses to obtain a compensated integral control circuit; and a loop filter having different input points to which respective ones of said compensated proportional control current and said compensated integral control current are applied to obtain an output voltage for controlling the frequency of a voltage controlled oscillator.
Claim 3
Dependent Claim
11 words
The apparatus of claim 1 wherein N 2 =N 1 +1.
Claim 4
Dependent Claim
80 words
The apparatus of claim 2 further comprising first current multiplier means receiving a first reference current and a disable signal and producing as said first programming current a current N times as great as said first reference current when said disable signal is of one state and a current 2 L N times as great as said first reference current when said disable signal is of another state where L is an integer in the range 1 to 4 inclusive.
Claim 5
Dependent Claim
72 words
The apparatus of claim 3 further comprising second current multiplier means receiving said first programming current and said disable signal and producing as said second programming current a zero current when said disable signal is of said one state and a current K+1 times as great as said first programming current when said disable signal is of said another state where K+1 is an integer in the range 1 to 16 inclusive.
Claim 6
Dependent Claim
63 words
The apparatus of claim 4 further comprising third current multiplier means receiving a second reference current and said disable signal and producing as said third programming current a current equal to said second reference current when said disable signal is of said one state and a current 2 L times said second reference current when said disable signal is of said another state.
Claim 7
Dependent Claim
60 words
The apparatus of claim 5 further comprising fourth current multiplier means receiving said third programming current and said disable signal and producing as said fourth programming current a zero current when said disable signal is of said one state and a current K+1 times as great as said third programming current when said disable signal is of said another state.
References Cited (Backward Citations)
US4935707A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-01-19 | 1996-07-20 | 1997-01-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-01-19 | 2000-07-20 | 2001-01-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-01-19 | 2004-07-20 | 2005-01-19 | $7700.00 | Window Closed / Lapsed |