← Back to Patent Explorer
US4935707A Expired / Lapsed US ⏱️ 0.0 years remaining

Current reduction of a synthesizer

Assignee: Motorola Solutions Inc
•
Filing: 1989-05-01
•
Granted: 1990-06-19
•
Expires: 2009-05-01
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A synthesizer is provided to include a phase detector, a loop filter, a current source and two current sinks. The current source and the second current sink selectively supplies current to and from the loop filter, respectively. The first current sink selectively sinks current from the current source. Responsive to signals from the phase detector, a controller actuates the current source on prior to switching at least one of the first and second current sinks.

Inventors

  • 👤 James S. Irwin

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 21:04
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/16; H03L7/18; H03L7/183; H03L7/08; H03L7/085; H03L7/089; H03L7/0891; H03L7/0895

Claims Analysis

Total Claims: 16
Claim 1
Independent Claim 77 words
A synthesizer including a phase detector and a loop filter, comprising: a current source for selectively supplying current to the loop filter; a first current sink for selectively sinking current from said current source; a second current sink for selectively sinking current from the loop filter; and control means, responsive to signals from the phase detector, said control means actuating said current source on prior to switching at least one of said first and second current sinks.
Claim 2
Dependent Claim 77 words
A synthesizer including a phase detector and a loop filter, comprising: a current source for selectively supplying current to the loop filter; a first current sink for selectively sinking current from said current source; a second current sink for selectively sinking current from the loop filter; and control means, responsive to signals from the phase detector, said control means actuating said current source on prior to switching at least one of said first and second current sinks.
Claim 3
Dependent Claim 18 words
The synthesizer of claim 1 wherein said current source comprises bias means selectively controlled by said control means.
Claim 4
Dependent Claim 14 words
The synthesizer of claim 1 wherein said current source comprises an integrated PNP transistor.
Claim 5
Dependent Claim 12 words
The synthesizer of claim 1 wherein said control means comprises a controller.
Claim 6
Dependent Claim 12 words
The synthesizer of claim 1 wherein said control means comprises delaying means.
Claim 7
Dependent Claim 22 words
The synthesizer of claim 1 wherein said control means actuates said current source on prior to actuating said first current sink off.
Claim 8
Dependent Claim 22 words
The synthesizer of claim 1 wherein said control means actuates said current source on prior to actuating said second current sink on.
Claim 9
Dependent Claim 15 words
The synthesizer of claim 4 wherein said means for controlling comprises a switchable current source.
Claim 10
Dependent Claim 69 words
A synthesizer including a phase detector for providing an output signal, comprising: means for generating an output signal; means for receiving and delaying said input signal; means for generating an output signal in response to said delayed input signal; and means for controlling said output signal generating means to be active when any of said input signals is received and inactive at the absence of said delayed input signal.
Claim 11
Dependent Claim 69 words
A synthesizer including a phase detector for providing an output signal, comprising: means for generating an output signal; means for receiving and delaying said input signal; means for generating an output signal in response to said delayed input signal; and means for controlling said output signal generating means to be active when any of said input signals is received and inactive at the absence of said delayed input signal.
Claim 12
Dependent Claim 88 words
A synthesizer including a phase detector and a charge pump for providing an output signal, comprising: means for receiving a first and a second input signal; delaying meas for providing a first and a second delayed input signal; means for generating an output signal in response to said first and second delayed input signals; and means for controlling said charge pump to be active when either a first or a second input signal is received and inactive at the absence of said first and second delayed input signals.
Claim 13
Dependent Claim 88 words
A synthesizer including a phase detector and a charge pump for providing an output signal, comprising: means for receiving a first and a second input signal; delaying meas for providing a first and a second delayed input signal; means for generating an output signal in response to said first and second delayed input signals; and means for controlling said charge pump to be active when either a first or a second input signal is received and inactive at the absence of said first and second delayed input signals.
Claim 14
Dependent Claim 76 words
The synthesizer of claim 10 wherein said charge pump comprises: a current source having its bias controlled by said controlling means; a first current sink coupled to said current source, said first current sink having an input responsive to said first delayed input signal; and a second current sink coupled to said current source and said first current sink via a diode, said second current sink having an input responsive to said second delayed input signal.
Claim 15
Dependent Claim 16 words
The charge pump of claim 11 further comprising an inverter coupled to said second current sink.
Claim 16
Dependent Claim 23 words
The charge pump of claim 10 wherein said delaying means provides a delay less than a minimum pulse width of said charge pump.

References Cited (Backward Citations)

US4381552A Cited
US4470025A Cited
US4649353A Cited
US4713631A Cited
US4764737A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-06-18 1993-12-18 1994-06-19 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-06-18 1997-12-18 1998-06-19 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-06-18 2001-12-18 2002-06-19 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag