Patent US5164966A successfully refreshed from Google Patents.
US5164966A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Nrz clock and data recovery system employing phase lock loop
Assignee: Grass Valley USA LLC
•
Filing: 1991-03-07
•
Granted: 1992-11-17
•
Expires: 2011-03-07
Abstract
Abstract An improved NRZ clock and data recovery system lends itself to integration, includes a NRZ phase detector, an NRZ frequency detector and a lock detector, and provides automatic centering of the clock edge within the bit interval in a manner that is independent of analog delays and process and temperature variations. NRZ data is applied to one side of an exclusive-OR gate and a twice delayed version of the NRZ data is applied to the other side. The output of the XOR gate, a "blivet" signal, is applied to a NRZ phase detector comprising two AND gates, one of which has as its other input a recovered clock signal output of a VCO and the other of which has as its other input an inverted version of the recovered clock signal. The "up" and "down" outputs of the AND gates indicate which direction a frequency control signal should change the VCO frequency. A data holding flip-flop whose input is a once delayed version of the NRZ data is clocked with the recovered clock signal. The NRZ frequency detector monitors the state of the recovered clock signal on opposite edges of the blivet to detect too-high, too low and good conditions. The results of the detection can be ignored if a lock signal indicates that the phase lock loop is locked. The lock detector consists of a saturating up/down counter that is incremented by one when good blivets occur and is decremented by four when not-good blivets occur.
Inventors
- 👤 David L. Hershberger
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 18:30
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/085; H03L7/089; G; G11; G11B; G11B20/00; G11B20/10; G11B20/14; G11B20/1403; G11B20/1407; G11B20/1419; H03L7/087; H03M; H03M5/00; H03M5/02; H03M5/04; H03M5/14; H04; H04L; H04L7/00; H04L7/0079; H04L7/0087; H04L7/02; H04L7/033; Y; Y10; Y10S; Y10S331/00; Y10S331/02
Claims Analysis
Total Claims: 45
Claim 1
Independent Claim
151 words
An NRZ clock recovery system comprising: a blivet generator coupled to receive an NRZ input and producing a blivet signal in response to a transition of the NRZ input; a controllable oscillator coupled to receive an oscillator control signal and producing a recovered NRZ clock signal; a phase detector coupled to receive the recovered NRZ clock signal and the blivet signal and producing an up signal and a down signal; a frequency detector coupled to receive the recovered NRZ clock signal and the blivet signal and producing an up signal and a down signal; up/up-down/down combining means, coupled to receive the up and down signals from the phase detector and the up and down signals from the frequency detector and producing a combined up signal and a combined down signal; and oscillator control means coupled to receive combined up signal and the combined down signal and producing the oscillator control signal.
Claim 2
Dependent Claim
151 words
An NRZ clock recovery system comprising: a blivet generator coupled to receive an NRZ input and producing a blivet signal in response to a transition of the NRZ input; a controllable oscillator coupled to receive an oscillator control signal and producing a recovered NRZ clock signal; a phase detector coupled to receive the recovered NRZ clock signal and the blivet signal and producing an up signal and a down signal; a frequency detector coupled to receive the recovered NRZ clock signal and the blivet signal and producing an up signal and a down signal; up/up-down/down combining means, coupled to receive the up and down signals from the phase detector and the up and down signals from the frequency detector and producing a combined up signal and a combined down signal; and oscillator control means coupled to receive combined up signal and the combined down signal and producing the oscillator control signal.
Claim 3
Dependent Claim
113 words
An NRZ clock recovery system according to claim 1, wherein the phase detector comprises: first gating means coupled to receive the recovered NRZ clock signal and the blivet signal and producing an up signal while the state of the recovered NRZ clock signal is the same as the state of the blivet signal; an inverter coupled to receive the recovered NRZ clock signal and producing an inverted recovered NRZ clock signal; and second gating means coupled to receive the inverted recovered NRZ clock signal and the blivet signal and producing a down signal while the state of the inverted recovered NRZ clock signal is the same as the state of the blivet signal.
Claim 4
Dependent Claim
74 words
An NRZ clock recovery system according to claim 1, wherein the frequency detector comprises: means for determining the states of the clock signal at the times that blivet edges occur; and means for ascertaining from the determined states when the frequency of the recovered NRZ clock signal is too low or too high, and producing the up signal when the frequency is too low and the down signal when the frequency is too high.
Claim 5
Dependent Claim
68 words
An NRZ clock recovery system according to claim 3, wherein the means for ascertaining comprises: up latch means for temporarily holding the up signal; down latch means for temporarily holding the down signal; and means for preventing production of the up signal when the down latch means is holding a down signal and preventing production of the down signal when the up latch is holding an up signal.
Claim 6
Dependent Claim
28 words
An NRZ clock recovery system according to claim 1, wherein the frequency detector includes qualification means for selectively preventing production of the up signal or the down signal.
Claim 7
Dependent Claim
50 words
An NRZ clock recovery system according to claim 5, further comprising means for generating a lock signal, and wherein the frequency detector is coupled to receive the lock signal and the qualification means is responsive to the lock signal for preventing production of the up signal or the down signal.
Claim 8
Dependent Claim
76 words
An NRZ clock recovery system according to claim 1, wherein the frequency detector further produces a not-good signal indicating that a predetermined relationship between a blivet signal and a clock signal does not exist and wherein the system further comprises: a lock detector coupled to receive the blivet signal and the not-good signal and producing a lock signal when the number of blivet signals received bears a predetermined relationship to the number of not-good signals received.
Claim 9
Dependent Claim
43 words
An NRZ clock recovery system according to claim 7, wherein the lock detector comprises: a saturating up/down counter, the counter incrementing by a first constant in response to each blivet signal and decrementing by a second constant in response to each not-good signal.
Claim 10
Dependent Claim
32 words
An NRZ clock recovery system according to claim 7, wherein the frequency detector comprises means responsive to the lock signal for selectively preventing production of the up signal or the down signal.
Claim 11
Dependent Claim
149 words
An NRZ data recovery system comprising: a first delay element coupled to receive the NRZ input and producing a once delayed NRZ output; a second delay element producing a delay substantially equal to that produced by the first delay element, the second delay element being coupled to receive the once delayed NRZ output of the first delay element and producing a twice delayed NRZ output; an exclusive-OR gate coupled to receive the NRZ input and the twice delayed NRZ output and producing a blivet signal when the state of the NRZ input is different from the state of the twice delayed NRZ output; a controllable oscillator coupled to receive the blivet signal and producing a recovered NRZ clock signal; and data recovery means coupled to receive the once delayed NRZ output of the first delay element and the recovered NRZ clock signal and producing a recovered NRZ data output.
Claim 12
Dependent Claim
149 words
An NRZ data recovery system comprising: a first delay element coupled to receive the NRZ input and producing a once delayed NRZ output; a second delay element producing a delay substantially equal to that produced by the first delay element, the second delay element being coupled to receive the once delayed NRZ output of the first delay element and producing a twice delayed NRZ output; an exclusive-OR gate coupled to receive the NRZ input and the twice delayed NRZ output and producing a blivet signal when the state of the NRZ input is different from the state of the twice delayed NRZ output; a controllable oscillator coupled to receive the blivet signal and producing a recovered NRZ clock signal; and data recovery means coupled to receive the once delayed NRZ output of the first delay element and the recovered NRZ clock signal and producing a recovered NRZ data output.
Claim 13
Dependent Claim
62 words
An NRZ and data recovery system according to claim 10 wherein the data recovery means comprises: means for holding data having a data input and a clock input, the data input being coupled to receive the once delayed NRZ output and the clock input being coupled to receive the recovered NRZ clock signal, the holding means producing the recovered NRZ data output.
Claim 14
Dependent Claim
133 words
An NRZ frequency detector for a phase lock loop circuit that generates a clock signal, the NRZ frequency detector comprising: a blivet generator coupled to receive an NRZ input and producing a blivet signal in response to a transition of the NRZ input; means for receiving the blivet signal and the clock signal and determining the states of the clock signal at the times that edges of the blivet signal occur; means for ascertaining from the determined states when the frequency of the clock signal is too low or too high, and producing a too-low signal when the frequency is too low and a too-high signal when the frequency is too high; and means for adjusting the frequency of the clock signal in response to the signal produced by the means for ascertaining.
Claim 15
Dependent Claim
133 words
An NRZ frequency detector for a phase lock loop circuit that generates a clock signal, the NRZ frequency detector comprising: a blivet generator coupled to receive an NRZ input and producing a blivet signal in response to a transition of the NRZ input; means for receiving the blivet signal and the clock signal and determining the states of the clock signal at the times that edges of the blivet signal occur; means for ascertaining from the determined states when the frequency of the clock signal is too low or too high, and producing a too-low signal when the frequency is too low and a too-high signal when the frequency is too high; and means for adjusting the frequency of the clock signal in response to the signal produced by the means for ascertaining.
Claim 16
Dependent Claim
118 words
An NRZ frequency detector according to claim 12, wherein the means for determining comprises: a first flip-flop having the clock signal as a data input and the blivet signal as a clock input, the first flip-flop producing a first indication signal if the clock signal was high at the time of a first edge of the blivet signal; an inverter coupled to receive the blivet signal and producing an inverted blivet signal; and a second flip-flop having the clock signal as a data input and the inverted blivet signal as a clock input, the second flip-flop producing a second indication signal if the clock signal was high at the time of a second edge of the blivet signal.
Claim 17
Dependent Claim
87 words
An NRZ frequency detector according to claim 13, wherein the means for ascertaining comprises: first gating means coupled to receive the first indication signal and the second indication signal, it being a necessary condition for production of the too-low signal that the first and second indication signals both be active; and second gating means coupled to receive the first indication signal and the second indication signal, it being a necessary condition for production of the too-high signal that the first and second indication signals both be inactive.
Claim 18
Dependent Claim
141 words
An NRZ frequency detector according to claim 12, wherein the means for ascertaining comprises: first gating means for producing the too-low signal, the first gating means being coupled to receive a first indication signal if the clock signal was high at a time of a first edge of the blivet signal and a second indication signal if the clock signal was high at a time of a second edge of the blivet signal, it being a necessary condition for production of the too-low signal that both the first and second indication signals be active; and second gating means for producing the too-high signal, the second gating means being coupled to receive the first indication signal and the second indication signal, it being a necessary condition for production of the too-high signal that both the first and second indication signals be inactive.
Claim 19
Dependent Claim
36 words
An NRZ frequency detector according to claim 15, wherein the means for ascertaining further comprises: first latch means for holding a previously produced too-low signal; and second latch means for holding a previously produced too-high signal.
Claim 20
Dependent Claim
66 words
An NRZ frequency detector according to claim 16 for a phase lock loop circuit with a lock detector for generating a lock signal, wherein the means for ascertaining is coupled to receive the lock signal and the means for ascertaining does not produce the up signal or includes qualification means responsive to the lock signal for preventing production of the too-low signal or the too-high signal.
Claim 21
Dependent Claim
56 words
An NRZ frequency detector according to claim 16, wherein the first gating means is operative to prevent production of the too-low signal when the second latch means is holding a too-high signal and the second gating means is operative to prevent production of the too-high signal when the first latch means is holding a too-low signal.
Claim 22
Dependent Claim
126 words
A lock detector for a phase lock loop circuit, the lock detector having a first terminal for receiving blivet pulses and a second terminal for receiving not-good pulses indicating that a predetermined relationship between a blivet pulse and a clock pulse does not exit, the lock detector comprising: a saturating up/down counter; means for incrementing the counter by a first constant in response to each blivet pulse that is not accompanied by a not-good pulse; means for decrementing the counter by a second constant in response to each blivet pulse that is accompanied by a not-good pulse; and means for determining if a count in the counter is above a predetermined threshold value and producing a lock signal when the count is above the predetermined threshold.
Claim 23
Dependent Claim
126 words
A lock detector for a phase lock loop circuit, the lock detector having a first terminal for receiving blivet pulses and a second terminal for receiving not-good pulses indicating that a predetermined relationship between a blivet pulse and a clock pulse does not exit, the lock detector comprising: a saturating up/down counter; means for incrementing the counter by a first constant in response to each blivet pulse that is not accompanied by a not-good pulse; means for decrementing the counter by a second constant in response to each blivet pulse that is accompanied by a not-good pulse; and means for determining if a count in the counter is above a predetermined threshold value and producing a lock signal when the count is above the predetermined threshold.
Claim 24
Independent Claim
136 words
A method for NRZ clock recovery comprising the steps of: generating a blivet signal in response to a transition of an NRZ input; producing a recovered NRZ clock signal according to an oscillator control signal; detecting a phase relationship between the recovered NRZ clock signal and the blivet signal and producing an up signal and a down signal according to the detected relationship; detecting a frequency relationship between the recovered NRZ clock signal and the blivet signal to produce an up signal and a down signal; combining the up and down signals from the phase detecting step and the up and down signals from the frequency detecting step to produce a combined up signal and a combined down signal; and producing the oscillator control signal according to the combined up signal and the combined down signal.
Claim 25
Independent Claim
136 words
A method for NRZ clock recovery comprising the steps of: generating a blivet signal in response to a transition of an NRZ input; producing a recovered NRZ clock signal according to an oscillator control signal; detecting a phase relationship between the recovered NRZ clock signal and the blivet signal and producing an up signal and a down signal according to the detected relationship; detecting a frequency relationship between the recovered NRZ clock signal and the blivet signal to produce an up signal and a down signal; combining the up and down signals from the phase detecting step and the up and down signals from the frequency detecting step to produce a combined up signal and a combined down signal; and producing the oscillator control signal according to the combined up signal and the combined down signal.
Claim 26
Dependent Claim
67 words
A method for NRZ clock recovery according to claim 20 wherein the step of detecting a phase relationship comprises: producing an up output while the state of the recovered NRZ clock signal is the same as the state of the blivet signal; and producing a down signal while the state of an inverted recovered NRZ clock signal is the same as the state of the blivet signal.
Claim 27
Dependent Claim
76 words
A method for NRZ clock recovery according to claim 20, wherein the detecting step comprises the steps of: determining the states of the recovered NRZ clock signal at the times that blivet edges occur; and ascertaining from the determined states when the frequency of the recovered NRZ clock signal is too low or too high, to produce the up signal when the frequency is too low and the down signal when the frequency is too high.
Claim 28
Dependent Claim
61 words
A method for NRZ clock recovery according to claim 22, comprising: receiving and temporarily holding the up signal provided by the ascertaining step; receiving and temporarily holding the down signal provided by the ascertaining step; and producing the up signal only when no down signal is being held and producing a down signal only when no up signal is being held.
Claim 29
Dependent Claim
31 words
A method for NRZ clock recovery according to claim 20, wherein the frequency detecting step further comprises the step of selectively preventing production of the up signal or the down signal.
Claim 30
Dependent Claim
44 words
A method for NRZ clock recovery according to claim 24, further comprising the steps of: generating a lock signal, and wherein the frequency detecting step is responsive to the lock signal being active to prevent production of the up signal or the down signal.
Claim 31
Dependent Claim
52 words
A method for NRZ clock recovery according to claim 20, wherein the frequency detecting step further comprises the steps of: generating a not-good blivet; and detecting a lock to produce a lock signal when the number of blivet signals received bears a predetermined relationship to the number of not-good blivet signals received.
Claim 32
Dependent Claim
53 words
A method for NRZ clock recovery according to claim 26 wherein the detecting a lock step comprises the step of: incrementing a saturating up/down counter by a first constant in response to each good blivet signal; and decrementing the saturating up/down counter by a second constant in response to each not-good blivet signal.
Claim 33
Dependent Claim
36 words
A method for NRZ clock recovery according to claim 26, wherein the frequency detecting step comprises the step of selectively preventing production of the up signal or the down signal in response to the lock signal.
Claim 34
Independent Claim
100 words
A method for NRZ data recovery comprising the steps of: delaying once an NRZ input to produce a once delayed NRZ output; delaying again the once delayed NRZ output to produce a twice delayed NRZ output, the delaying once step and the delaying again step producing substantially equal delays; producing a blivet signal when the state of the NRZ input is different from the state of the twice delayed NRZ output; producing a recovered NRZ clock signal; and recovering NRZ data from the once delayed NRZ output and the recovered NRZ clock signal to produce a recovered NRZ data output.
Claim 35
Independent Claim
100 words
A method for NRZ data recovery comprising the steps of: delaying once an NRZ input to produce a once delayed NRZ output; delaying again the once delayed NRZ output to produce a twice delayed NRZ output, the delaying once step and the delaying again step producing substantially equal delays; producing a blivet signal when the state of the NRZ input is different from the state of the twice delayed NRZ output; producing a recovered NRZ clock signal; and recovering NRZ data from the once delayed NRZ output and the recovered NRZ clock signal to produce a recovered NRZ data output.
Claim 36
Dependent Claim
61 words
A method for NRZ data recovery according to claim 29 wherein the recovering step comprises the steps of: receiving the once delayed NRZ output from the delaying once step at an input of a means for holding data; and clocking the once delayed NRZ output from the delaying once step into the means for holding data using the recovered NRZ clock.
Claim 37
Independent Claim
109 words
A method for NRZ frequency detecting in a phase lock loop circuit that generates a clock signal, the method comprising the steps of: generating a blivet signal in response to a transition of an NRZ input; determining the states of the clock signal at the times that edges of the blivet signal occur; ascertaining from the determined states when the frequency of the clock signal is too low or too high, producing a too-low signal when the frequency is too low and a too-high signal when the frequency is too high; and adjusting the frequency of the clock signal in response to the signal produced by the ascertaining step.
Claim 38
Independent Claim
109 words
A method for NRZ frequency detecting in a phase lock loop circuit that generates a clock signal, the method comprising the steps of: generating a blivet signal in response to a transition of an NRZ input; determining the states of the clock signal at the times that edges of the blivet signal occur; ascertaining from the determined states when the frequency of the clock signal is too low or too high, producing a too-low signal when the frequency is too low and a too-high signal when the frequency is too high; and adjusting the frequency of the clock signal in response to the signal produced by the ascertaining step.
Claim 39
Dependent Claim
73 words
A method for NRZ frequency detecting according to claim 31, wherein the determining step comprises the steps of: producing a first indication signal if the clock signal was high at the time of a first edge of the blivet signal; inverting the blivet signal to produce an inverted blivet signal; and producing a second indication signal if the clock signal was high at the time of a second edge of the blivet signal.
Claim 40
Dependent Claim
33 words
A method for NRZ frequency detecting according to claim 32 wherein the step of ascertaining further comprises the steps of: holding a previously produced too-low signal; and holding a previously produced too-high signal.
Claim 41
Dependent Claim
35 words
A method for NRZ frequency detecting according to claim 33 further comprising the steps of: generating a lock signal; and not producing the too-low signal or the too-high signal while the lock signal is active.
Claim 42
Dependent Claim
64 words
A method for NRZ frequency detecting according to claim 33 wherein the step of ascertaining further comprises the steps of: ignoring an apparently high frequency when when the result of the immediately preceding ascertaining step was that the frequency was apparently high; and ignoring an apparently high frequency when the result of the immediately preceding ascertaining step was that the frequency was apparently low.
Claim 43
Dependent Claim
112 words
A method for NRZ frequency detecting according to claim 31 wherein the step of ascertaining comprises the steps of: ANDing a first signal indicating if the clock signal was high at a time of a first edge of the blivet signal with a second signal indicating if the clock signal was high at a time of a second edge of the blivet signal to produce a too-low signal if the first and second indication signals are both active; and ANDing an inverted version of the first indicating signal with an inverted version of the second indicating signal to produce a too-high signal if the first and second indicating signals are both inactive.
Claim 44
Independent Claim
125 words
A method of lock detecting for a phase lock loop circuit that generates clock pulses in response to blivet pulses, the method comprising the steps of: determining whether a predetermined relationship exists between a clock pulse and a blivet pulse and producing a not-good pulse if the relationship does not exist; incrementing a saturating up/down counter by a first constant in response to a blivet pulse that is not accompanied by a not-good pulse; decrementing the saturating up/down counter by a second constant in response to a blivet pulse that is accompanied by a not-good pulse; and determining if a count in the saturating up/down counter is above a predetermined threshold value to produce a lock signal when the count is above the predetermined threshold.
Claim 45
Independent Claim
125 words
A method of lock detecting for a phase lock loop circuit that generates clock pulses in response to blivet pulses, the method comprising the steps of: determining whether a predetermined relationship exists between a clock pulse and a blivet pulse and producing a not-good pulse if the relationship does not exist; incrementing a saturating up/down counter by a first constant in response to a blivet pulse that is not accompanied by a not-good pulse; decrementing the saturating up/down counter by a second constant in response to a blivet pulse that is accompanied by a not-good pulse; and determining if a count in the saturating up/down counter is above a predetermined threshold value to produce a lock signal when the count is above the predetermined threshold.
References Cited (Backward Citations)
US4085288A
Cited
US4419633A
Cited
US4400667A
Cited
US4577241A
Cited
US4590602A
Cited
US4546486A
Cited
US4803705A
Cited
US4929916A
Cited
US4972161A
Cited
US4949051A
Cited
US4984255A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-11-17 | 1996-05-18 | 1996-11-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-11-17 | 2000-05-18 | 2000-11-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-11-17 | 2004-05-18 | 2004-11-17 | $7700.00 | Window Closed / Lapsed |