US5162677A — ECL to CMOS level conversion circuit

Claim 1

Independent Claim 315 words

A level conversion circuit comprising: a first and a second power supply source (V CC , V EE ); an input buffer circuit (10) which includes a pair of emitter-coupled bipolar transistors (Q2, Q3) and which receives an input signal having a small amplitude and outputs at a first output terminal a first output signal having a predetermined phase and amplitude; a level conversion section (30a) which is connected to said first output terminal of said input buffer circuit and which outputs at a second output terminal (OUT) a second output signal having a level which has been converted into a large amplitude from said small amplitude of said input signal, said level conversion section including a coupling capacitor (C11) and a complementary type invertor circuit formed by a first P-channel type field effect transistor (M11) and a second N-channel type field effect transistor (M12), said first field effect transistor (M11) having a source terminal connected to said first power supply source, a gate terminal connected directly to said first output terminal of said input buffer circuit, and a drain terminal connected to said second output terminal, and said second field effect transistor (M12) having a drain connected to said second output terminal, a gate terminal coupled to said first output terminal of said input buffer circuit through said coupling capacitor (C11), and a source connected to said second power supply source; and a gate potential setting circuit (30b) which is connected to said first output terminal of said input buffer circuit and which sets a first and a second gate potential for said second field effect transistor (M12) whose gate terminal receives said output signal from said input buffer circuit through said coupling capacitor so that said second field effect transistor switches to a conductive state or a non-conductive state depending on a level of said first output signal from said input buffer circuit.

Claim 2

Dependent Claim 315 words

A level conversion circuit comprising: a first and a second power supply source (V CC , V EE ); an input buffer circuit (10) which includes a pair of emitter-coupled bipolar transistors (Q2, Q3) and which receives an input signal having a small amplitude and outputs at a first output terminal a first output signal having a predetermined phase and amplitude; a level conversion section (30a) which is connected to said first output terminal of said input buffer circuit and which outputs at a second output terminal (OUT) a second output signal having a level which has been converted into a large amplitude from said small amplitude of said input signal, said level conversion section including a coupling capacitor (C11) and a complementary type invertor circuit formed by a first P-channel type field effect transistor (M11) and a second N-channel type field effect transistor (M12), said first field effect transistor (M11) having a source terminal connected to said first power supply source, a gate terminal connected directly to said first output terminal of said input buffer circuit, and a drain terminal connected to said second output terminal, and said second field effect transistor (M12) having a drain connected to said second output terminal, a gate terminal coupled to said first output terminal of said input buffer circuit through said coupling capacitor (C11), and a source connected to said second power supply source; and a gate potential setting circuit (30b) which is connected to said first output terminal of said input buffer circuit and which sets a first and a second gate potential for said second field effect transistor (M12) whose gate terminal receives said output signal from said input buffer circuit through said coupling capacitor so that said second field effect transistor switches to a conductive state or a non-conductive state depending on a level of said first output signal from said input buffer circuit.

Claim 3

Dependent Claim 237 words

A level conversion circuit according to claim 1, in which said gate potential setting circuit (30b) comprises: a first and a second reference voltage source (VR 2b , VR 2a ); a third P-channel type field effect transistor (M13) having a source, a gate and a drain terminal, said source terminal being connected to said first power supply source, and said gate terminal being connected to said first output terminal of said input buffer circuit; a fourth N-channel type field effect transistor (M14) having gate and drain terminals connected together and further being connected to said drain terminal of said third field effect transistor, which serves as a load for said third field effect transistor (M13); a fifth P-channel type field effect transistor (M16) having a source terminal connected to said first reference voltage source (VR 2b ), a gate terminal connected to the common gate and drain terminals of said fourth field effect transistor, and a drain terminal connected to the gate terminal of said second field effect transistor; and a sixth N-channel type field effect transistor (M15) having a source terminal connected to said second reference voltage source (VR 2a ), a gate terminal connected to the common gate and drain terminals of said fourth field effect transistor, and a drain terminal connected to the gate terminal of said second field effect transistor, said fifth and sixth field effect transistors together forming an invertor circuit.

Claim 4

Dependent Claim 99 words

A level conversion circuit according to claim 1, in which said gate potential setting circuit (62) comprises: a first reference voltage source (62) for setting said gate potential of said second field effect transistor at the first value; a resistor (R31) connected between said first reference voltage source and the gate terminal of said second field effect transistor; and a control circuit (M33-M36) for changing said gate potential to said first value or to the second value corresponding to a potential divided by said resistor responsive to the level of said second output signal from said input buffer circuit.

Claim 5

Dependent Claim 58 words

A level conversion circuit according to claim 1, which further includes a driving circuit formed by a first and a second bipolar transistor connected in series between said first and second power supply sources, which receives said second output signal from said complementary type invertor circuit and which amplifies said second output signal and outputs a resulting signal.

Claim 6

Dependent Claim 91 words

A level conversion circuit according to claim 2, which comprises a plurality N of said input buffer circuits each for outputting a plurality M of said first output signals, a decoder circuit for receiving and decoding a plurality M--N of said first output signals and for outputting a plurality M of decoded output signals, and a plurality M of said level conversion sections for receiving respectively a plurality M of said decoded output signals and outputting a plurality M of said second output signals after the level conversion having been effected.

Annuity Stage	Window Opens	Payment Deadline	Surcharge Period Until	Estimated Fee	Status
3.5 Years (Year 4)	1995-11-10	1996-05-11	1996-11-10	$2000.00	Window Closed / Lapsed
7.5 Years (Year 8)	1999-11-10	2000-05-11	2000-11-10	$3760.00	Window Closed / Lapsed
11.5 Years (Year 12)	2003-11-10	2004-05-11	2004-11-10	$7700.00	Window Closed / Lapsed

ECL to CMOS level conversion circuit

Abstract

Inventors

Bibliographic Details

Claims Analysis

References Cited (Backward Citations)

USPTO Annuity & Maintenance Windows

Assigned Categories & Tags

Assign Category Tag