Patent US5159543A successfully refreshed from Google Patents.
US5159543A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Interface circuit including dc/dc converter
Assignee: NEC Electronics Corp
•
Filing: 1991-12-20
•
Granted: 1992-10-27
•
Expires: 2011-12-20
Abstract
Abstract In an interface circuit including a transmitting and receiving circuit which operates with an electric voltage supplying source composed of a DC/DC converter, the DC/DC converter includes a signal generation circuit generating a first signal having a first frequency, and a second signal having a second frequency lower than the first frequency, a comparator for comparing the elevated voltage with a reference voltage, and a selector for selecting one of the first and second signals and supplying the selected signal as the switching clock to the DC/DC converter. The selector is controlled by the comparator so as to supply the first signal as the switching clock to the DC/DC converter when the DC/DC converter is powered on, and to supply the second signal as the switching clock to the DC/DC converter when an absolute value of the elevated output voltage reaches the reference voltage.
Inventors
- 👤 Tatsushi Yamawaki
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 20:45
CPC Classifications
H; H02; H02M; H02M1/00; H02M1/36; H02M3/00; H02M3/02; H02M3/04; H02M3/06; H02M3/07; H02J; H02J7/00; H02J7/60; H02J7/63
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
105 words
An interface circuit including a transmitting and receiving circuit which operates with an electric voltage supplying source composed of a DC/DC converter configured to receive an input DC voltage and to generate elevated positive and negative DC voltages, said DC/DC converter including means for generating two oscillation output signals having different frequencies, means for comparing a selected one of said elevated positive and negative voltages with a reference voltage, and means operating based on the result of comparison of said comparing means for selecting one of said two oscillation output signals and supplying the selected oscillation output as a switching clock to the DC/DC converter.
Claim 2
Dependent Claim
105 words
An interface circuit including a transmitting and receiving circuit which operates with an electric voltage supplying source composed of a DC/DC converter configured to receive an input DC voltage and to generate elevated positive and negative DC voltages, said DC/DC converter including means for generating two oscillation output signals having different frequencies, means for comparing a selected one of said elevated positive and negative voltages with a reference voltage, and means operating based on the result of comparison of said comparing means for selecting one of said two oscillation output signals and supplying the selected oscillation output as a switching clock to the DC/DC converter.
Claim 3
Dependent Claim
87 words
An interface circuit claimed in claim 1 wherein said generating means generates a first signal having a first frequency, and a second signal having a second frequency lower than said first frequency, and said selecting means is configured to supply said first signal as the switching clock to the DC/DC converter when the DC/DC converter is powered on, and to supply said first signal as the switching clock to the DC/DC converter when said selected one of said elevated positive and negative voltages reaches said reference voltage.
Claim 4
Dependent Claim
27 words
An interface circuit claimed in claim 2 wherein said generating means includes a first oscillator generating said first signal, and a second oscillator generating said second signal.
Claim 5
Dependent Claim
33 words
An interface circuit claimed in claim 2 wherein said generating means includes an oscillator generating said first signal, and a frequency divider receiving said first signal so as to generate said second signal.
Claim 6
Dependent Claim
133 words
A DC/DC converting circuit comprising a DC/DC converter configured to receive an input DC voltage and driven with a switching clock so as to output an elevated DC voltage, means for generating a first signal having a first frequency, and a second signal having a second frequency lower than said first frequency, means for comparing said elevated DC voltage with a reference voltage, and means for receiving said first and second signals and controlled by said comparing means so as to supply said first signal as the switching clock to the DC/DC converter when the DC/DC converter is powered on, and to supply said second signal in place of said first signal, as the switching clock to the DC/DC converter when an absolute value of said elevated output voltage reaches said reference voltage.
Claim 7
Dependent Claim
133 words
A DC/DC converting circuit comprising a DC/DC converter configured to receive an input DC voltage and driven with a switching clock so as to output an elevated DC voltage, means for generating a first signal having a first frequency, and a second signal having a second frequency lower than said first frequency, means for comparing said elevated DC voltage with a reference voltage, and means for receiving said first and second signals and controlled by said comparing means so as to supply said first signal as the switching clock to the DC/DC converter when the DC/DC converter is powered on, and to supply said second signal in place of said first signal, as the switching clock to the DC/DC converter when an absolute value of said elevated output voltage reaches said reference voltage.
Claim 8
Dependent Claim
28 words
A DC/DC converting circuit claimed in claim 5 wherein said generating means includes a first oscillator generating said first signal, and a second oscillator generating said second signal.
Claim 9
Dependent Claim
34 words
A DC/DC converting circuit claimed in claim 5 wherein said generating means includes an oscillator generating said first signal, and a frequency divider receiving said first signal so as to generating said second signal.
References Cited (Backward Citations)
GB2020924A
Cited
US4488061A
Cited
US4839787A
Cited
US4922402A
Cited
US4888677A
Cited
US4926354A
Cited
US5008799A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-10-27 | 1996-04-27 | 1996-10-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-10-27 | 2000-04-27 | 2000-10-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-10-27 | 2004-04-27 | 2004-10-27 | $7700.00 | Window Closed / Lapsed |