Patent US5157341A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5157341A Expired / Lapsed US ⏱️ 0.0 years remaining

Phase detector

Assignee: Microchip Technology Caldicot Ltd
•
Filing: 1990-08-10
•
Granted: 1992-10-20
•
Expires: 2010-08-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A phase detector for a phase locked loop frequency synthesizer, in which frequency-divided signals from a variable frequency oscillator and a reference oscillator are used to trigger respective ramp waveform generators, and a sample pulse generator is arranged to be responsive to the reference ramp waveform to provide sample pulses centered at the mid-point of that ramp waveform to respective sample and hold circuits, the relative phases of the ramp waveforms being determined from the sampled and held voltages.

Inventors

  • 👤 Ian G. Fobbester
  • 👤 David S. Clarke

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 13:07
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/085; H03L7/091; H03L7/087

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 110 words
A phase detector comprising a first ramp generator responsive to a reference oscillator input signal for initiating a first ramp waveform, a second ramp generator responsive to a variable frequency oscillator signal input for initiating a second ramp waveform, the first and second ramp generators being coupled respectively to first and second sample and hold circuits, means responsive to the first ramp waveform to actuate the first and second sample and hold circuits, and comparison means for comparing the signal values stored in the first and second hold circuits whereby to provide an output signal indicative of the phase difference between the reference oscillator and variable frequency oscillator input signals.
Claim 2
Dependent Claim 110 words
A phase detector comprising a first ramp generator responsive to a reference oscillator input signal for initiating a first ramp waveform, a second ramp generator responsive to a variable frequency oscillator signal input for initiating a second ramp waveform, the first and second ramp generators being coupled respectively to first and second sample and hold circuits, means responsive to the first ramp waveform to actuate the first and second sample and hold circuits, and comparison means for comparing the signal values stored in the first and second hold circuits whereby to provide an output signal indicative of the phase difference between the reference oscillator and variable frequency oscillator input signals.
Claim 3
Dependent Claim 36 words
A phase detector according to claim 1 wherein the actuating means for the sample and hold circuits comprise a sample pulse generator arranged to generate a sample pulse at the mid-point of the first ramp waveform.
Claim 4
Dependent Claim 26 words
A phase detector as claimed in claim 2 wherein said sample pulse generator is arranged to provide reset signals to said first and second ramp generators.
Claim 5
Dependent Claim 20 words
A phase detector according to claim 1 wherein the comparison means comprises a differential amplifier providing a current signal output.
Claim 6
Dependent Claim 45 words
A phase detector according to claim 3 in combination with a digital phase/frequency detector coupled to receive said reference oscillator input signal and said variable frequency oscillator input signal to provide a current signal output which is summed with the output of said differential amplifier.
Claim 7
Dependent Claim 44 words
A phase detector as claimed in claim 1 including a reference oscillator and a reference divider chain for providing said reference oscillator input signal, and a variable frequency oscillator and a variable frequency oscillator divider chain for providing said variable frequency oscillator input signal.

References Cited (Backward Citations)

US4305040A Cited
US4216396A Cited
US4358736A Cited
US4527277A Cited
US4775811A Cited
US4980653A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1995-10-20 1996-04-20 1996-10-20 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1999-10-20 2000-04-20 2000-10-20 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2003-10-20 2004-04-20 2004-10-20 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag