← Back to Patent Explorer
US5149669A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of forming an isolation region in a semiconductor device

Assignee: Seiko Instruments Inc
•
Filing: 1988-03-04
•
Granted: 1992-09-22
•
Expires: 2008-03-04
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An isolation method which enables bird's beaks to be reduced and which also permits a reduction in the number of defects is disclosed. A masking layer which masks against field oxidation comprises a polycrystalline silicon film covered with silicon nitride films. The surface of the semiconductor substrate which is not masked by the masking layer is subjected to an oxidation treatment to form an element isolation region.

Inventors

  • 👤 Takashi Hosaka

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 07:29
CPC Classifications
H; H10; H10P; H10P14/00; H10P14/60; H10P14/61; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/012; H10W10/0121; H10W10/10; H10W10/13

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 259 words
A method of manufacturing a semiconductor device comprising the steps of: forming an insulating film on a surface of a semiconductor substrate; providing a masking layer for preventing oxidation of the underlying semiconductor substrate surface, said masking layer comprising a polycrystalline silicon film directly disposed on the insulating film and a silicon nitride film covering upper and side walls of the polycrystalline silicon film, the masking layer being formed by forming the polycrystalline silicon film on the insulating film, forming a first silicon nitride film on the polycrystalline silicon film, successively subjecting the first silicon nitride film, the polycrystalline silicon film and the semiconductor substrate to selective etching, oxidizing the semiconductor substrate to form an oxide film on the sides of the polycrystalline silicon film and the surface of the semiconductor substrate, depositing a second silicon nitride film on the surface of the exposed portion of the semiconductor substrate, and subjecting the second silicon nitride film to anisotropic etching to form side wall spacers of the second silicon nitride film on the sides of the polycrystalline silicon film; subjecting the semiconductor substrate to an oxidation treatment to form an oxide film by selective oxidation of the semiconductor surface parts not masked by the masking layer; and forming an element isolation region defined by the oxide film by removing the masking layer and the insulating film; wherein the extent to which the semiconductor substrate is etched during formation of the masking layer is from 0.4 to 0.6 of the thickness of the oxide film which defines the element isolation region.
Claim 2
Independent Claim 259 words
A method of manufacturing a semiconductor device comprising the steps of: forming an insulating film on a surface of a semiconductor substrate; providing a masking layer for preventing oxidation of the underlying semiconductor substrate surface, said masking layer comprising a polycrystalline silicon film directly disposed on the insulating film and a silicon nitride film covering upper and side walls of the polycrystalline silicon film, the masking layer being formed by forming the polycrystalline silicon film on the insulating film, forming a first silicon nitride film on the polycrystalline silicon film, successively subjecting the first silicon nitride film, the polycrystalline silicon film and the semiconductor substrate to selective etching, oxidizing the semiconductor substrate to form an oxide film on the sides of the polycrystalline silicon film and the surface of the semiconductor substrate, depositing a second silicon nitride film on the surface of the exposed portion of the semiconductor substrate, and subjecting the second silicon nitride film to anisotropic etching to form side wall spacers of the second silicon nitride film on the sides of the polycrystalline silicon film; subjecting the semiconductor substrate to an oxidation treatment to form an oxide film by selective oxidation of the semiconductor surface parts not masked by the masking layer; and forming an element isolation region defined by the oxide film by removing the masking layer and the insulating film; wherein the extent to which the semiconductor substrate is etched during formation of the masking layer is from 0.4 to 0.6 of the thickness of the oxide film which defines the element isolation region.
Claim 3
Independent Claim 250 words
A method of manufacturing a semiconductor device comprising the steps of: providing a silicon semiconductor substrate; forming an insulating film on a surface of the substrate; disposing a polycrystalline silicon film directly on a portion of the insulating film and disposing a silicon nitride film covering an upper surface and side walls of the polycrystalline silicon film to mask the substrate surface thereunder during oxidation, the mask being formed by forming the polycrystalline silicon film on the insulating film, forming a first silicon nitride film on the polycrystalline silicon film, successively subjecting the first silicon nitride film, the polycrystalline silicon film and the semiconductor substrate to selective etching, oxidizing the semiconductor substrate to form an oxide film on the sides of the polycrystalline silicon film and the surface of the semiconductor substrate, depositing a second silicon nitride film on the surface of the exposed portion of the semiconductor substrate, and subjecting the second silicon nitride film to an anisotropic etching to form side wall spacers of the second silicon nitride film on the sides of the polycrystalline silicon film; oxidizing the semiconductor substrate by an oxidation treatment to selectively oxidize portions of the unmasked substrate surface; and forming an element isolation region defined by one of the oxidized portions by removing the mask and the insulating film; wherein the extent to which the semiconductor substrate is etched during formation of the mask is from 0.4 to 0.6 of the thickness of the oxidized portion which defines the element isolation region.
Claim 4
Independent Claim 250 words
A method of manufacturing a semiconductor device comprising the steps of: providing a silicon semiconductor substrate; forming an insulating film on a surface of the substrate; disposing a polycrystalline silicon film directly on a portion of the insulating film and disposing a silicon nitride film covering an upper surface and side walls of the polycrystalline silicon film to mask the substrate surface thereunder during oxidation, the mask being formed by forming the polycrystalline silicon film on the insulating film, forming a first silicon nitride film on the polycrystalline silicon film, successively subjecting the first silicon nitride film, the polycrystalline silicon film and the semiconductor substrate to selective etching, oxidizing the semiconductor substrate to form an oxide film on the sides of the polycrystalline silicon film and the surface of the semiconductor substrate, depositing a second silicon nitride film on the surface of the exposed portion of the semiconductor substrate, and subjecting the second silicon nitride film to an anisotropic etching to form side wall spacers of the second silicon nitride film on the sides of the polycrystalline silicon film; oxidizing the semiconductor substrate by an oxidation treatment to selectively oxidize portions of the unmasked substrate surface; and forming an element isolation region defined by one of the oxidized portions by removing the mask and the insulating film; wherein the extent to which the semiconductor substrate is etched during formation of the mask is from 0.4 to 0.6 of the thickness of the oxidized portion which defines the element isolation region.

References Cited (Backward Citations)

US4080718A Cited
US4292156A Cited
US4272308A Cited
JPS5840839A Cited
JPS5922342A Cited
US4533429A Cited
US4508757A Cited
JPS61239664A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1995-09-22 1996-03-23 1996-09-22 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1999-09-22 2000-03-23 2000-09-22 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2003-09-22 2004-03-23 2004-09-22 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag