US5142677A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Context switching devices, systems and methods
Assignee: Texas Instruments Inc
•
Filing: 1989-05-04
•
Granted: 1992-08-25
•
Expires: 2009-05-04
Abstract
Abstract A data processing device includes an electronic processor responsive to a context signal and operable in alternative processing contexts identified by the context signal. First and second registers are connected to the electronic processor to participate in one processing context while retaining information from another processing context until a return thereto. A context switching circuit is connected to the first and second registers and operates to selectively control input and output operations of the registers to and from the electronic processor depending on the processing context. Other devices, systems and methods are also disclosed.
Inventors
- 👤 Peter N. Ehlig
- 👤 Frederic Boutaud
- 👤 James F. Hollander
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 22:59
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/36; G06F11/362; G06F11/3648; G06F11/3652; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/3185; G01R31/318533; G01R31/318536; G06F11/22; G06F11/2205; G06F11/2236; G06F7/00; G06F7/38; G06F7/48; G06F7/544; G06F9/00; G06F9/06; G06F9/30; G06F9/30003; G06F9/30007; G06F9/3001; G06F9/30014; G06F9/30021; G06F9/30098; G06F9/30101; G06F9/46; G06F9/461; G06F9/462; G01R31/318505; G06F11/26; G06F11/273; G06F11/2733
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
213 words
A data processing device used with a circuit that produces a digital signal to be processed and an interrupt signal indicating that the digital signal is available for processing, the data processing device comprising; a data bus; an arithmetic logic unit connected to said data bus; an accumulator connected between said arithmetic logic unit and said data bus; a counterpart register, for the accumulator, coupled to the data bus; switching means, connected to said accumulator and to said counterpart register, for supplying digital values to the accumulator and also for holding a current digital value in the counterpart register upon an occurrence of the interrupt signal while continuing to supply the accumulator with another digital value during an interrupt routine; a multiplier connected to said data bus; a product register connected between said multiplier and said arithmetic logic unit; a product counterpart register connected between said multiplier and said arithmetic logic unit; and additional switching means, connected to said product register and to said product counterpart register, for supplying digital product values to the product register and holding a current digital product value in the product counterpart register when the interrupt signal occurs, while continuing to supply the product counterpart register with another digital product value from the multiplier during the interrupt routine.
Claim 2
Dependent Claim
213 words
A data processing device used with a circuit that produces a digital signal to be processed and an interrupt signal indicating that the digital signal is available for processing, the data processing device comprising; a data bus; an arithmetic logic unit connected to said data bus; an accumulator connected between said arithmetic logic unit and said data bus; a counterpart register, for the accumulator, coupled to the data bus; switching means, connected to said accumulator and to said counterpart register, for supplying digital values to the accumulator and also for holding a current digital value in the counterpart register upon an occurrence of the interrupt signal while continuing to supply the accumulator with another digital value during an interrupt routine; a multiplier connected to said data bus; a product register connected between said multiplier and said arithmetic logic unit; a product counterpart register connected between said multiplier and said arithmetic logic unit; and additional switching means, connected to said product register and to said product counterpart register, for supplying digital product values to the product register and holding a current digital product value in the product counterpart register when the interrupt signal occurs, while continuing to supply the product counterpart register with another digital product value from the multiplier during the interrupt routine.
Claim 3
Dependent Claim
195 words
A data processing device used with a circuit that produces a digital signal to be processed and an interrupt signal indicating that the digital signal is available for processing, the data processing device comprising: a data bus; an arithmetic logic unit connected to said data bus; an accumulator connected between said arithmetic logic unit and said data bus; a counterpart register, for the accumulator, coupled to the data bus; switching means, connected to said accumulator and to said counterpart register, for supplying digital values to the accumulator and also for holding a current digital value in the counterpart register upon an occurrence of the interrupt signal while continuing to supply the accumulator with another digital value during an interrupt routine; additional processing circuitry connected to said data bus; a set of first registers interconnecting the data bus, the arithmetic logic unit and the additional processing circuitry; a set of second register connected to said data bus; and switching circuitry for connecting the set of second registers respectively to the first registers until the interrupt signal occurs and then temporarily disconnecting the set of second registers from their corresponding first registers when the interrupt signal occurs.
Claim 4
Dependent Claim
195 words
A data processing device used with a circuit that produces a digital signal to be processed and an interrupt signal indicating that the digital signal is available for processing, the data processing device comprising: a data bus; an arithmetic logic unit connected to said data bus; an accumulator connected between said arithmetic logic unit and said data bus; a counterpart register, for the accumulator, coupled to the data bus; switching means, connected to said accumulator and to said counterpart register, for supplying digital values to the accumulator and also for holding a current digital value in the counterpart register upon an occurrence of the interrupt signal while continuing to supply the accumulator with another digital value during an interrupt routine; additional processing circuitry connected to said data bus; a set of first registers interconnecting the data bus, the arithmetic logic unit and the additional processing circuitry; a set of second register connected to said data bus; and switching circuitry for connecting the set of second registers respectively to the first registers until the interrupt signal occurs and then temporarily disconnecting the set of second registers from their corresponding first registers when the interrupt signal occurs.
Claim 5
Dependent Claim
143 words
A data processing device used with a circuit that produces a digital signal to be processed and an interrupt signal indicating that the digital signal is available for processing, the data processing device comprising: a set of first registers and a set of second registers; and a circuit connected to the set of first and second registers, for executing digital signal processing operations by loading and changing values simultaneously in corresponding ones of the first and second registers so that a value is in a particular one of the first registers and the same value is in a corresponding one of the second registers and for responding to the interrupt signal by executing a set of interrupt operations that load and change at least one value in a particular one of the first registers leaving the corresponding one of the second registers unchanged.
Claim 6
Dependent Claim
143 words
A data processing device used with a circuit that produces a digital signal to be processed and an interrupt signal indicating that the digital signal is available for processing, the data processing device comprising: a set of first registers and a set of second registers; and a circuit connected to the set of first and second registers, for executing digital signal processing operations by loading and changing values simultaneously in corresponding ones of the first and second registers so that a value is in a particular one of the first registers and the same value is in a corresponding one of the second registers and for responding to the interrupt signal by executing a set of interrupt operations that load and change at least one value in a particular one of the first registers leaving the corresponding one of the second registers unchanged.
Claim 7
Dependent Claim
51 words
The data processing device of claim 3 wherein said circuit for executing includes an arithmetic logic unit, wherein the set of first registers includes an accumulator that is supplied with a value from the arithmetic logic unit, and wherein the set of second registers includes a register corresponding to the accumulator.
Claim 8
Dependent Claim
54 words
The data processing device of claim 3 wherein said circuit for executing includes a multiplier, connected directly or indirectly to a data bus, and the set of first registers includes a product register supplied with a product from the multiplier and the set of second registers includes a register corresponding to the product register.
Claim 9
Dependent Claim
59 words
The data processing device of claim 3 wherein said circuit for executing includes an address arithmetic unit, connected directly or indirectly to a data bus, and the set of first registers includes an index register for supplying an address value to said address arithmetic unit and the set of second registers includes a register corresponding to the index register.
References Cited (Backward Citations)
US3373408A
Cited
US3757306A
Cited
US3781810A
Cited
US3980992A
Cited
US4074351A
Cited
US4085449A
Cited
US4207687A
Cited
US4179733A
Cited
US4181941A
Cited
US4197579A
Cited
US4337513A
Cited
US4434461A
Cited
US4354024A
Cited
US4435763A
Cited
US4514805A
Cited
US4577282A
Cited
US4608634A
Cited
US4727478A
Cited
US4631659A
Cited
US4713748A
Cited
US4907150A
Cited
US4800491A
Cited
US4926355A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-08-25 | 1996-02-24 | 1996-08-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-08-25 | 2000-02-24 | 2000-08-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-08-25 | 2004-02-24 | 2004-08-25 | $7700.00 | Window Closed / Lapsed |