Patent US5136191A successfully refreshed from Google Patents.
US5136191A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Output buffer circuit for lsi circuit
Assignee: Mitsubishi Electric Corp
•
Filing: 1991-07-24
•
Granted: 1992-08-04
•
Expires: 2011-07-24
Abstract
Abstract An output buffer circuit for an LSI circuit includes a control signal generating circuit, responsive to a signal at either one of first and second levels from an internal logic circuit for generating a control voltage at a level which is sufficient to reliably turn off the PMOSFET of a first CMOS circuit in the output buffer circuit. When the PMOSFET of the first CMOS circuit is turned off, a feedback circuit applies to the gate electrode of the PMOSFET, a signal at a level sufficient to maintain the PMOSFET in the non-conductive state regardless of changes in the control voltage while the signal from the internal logic circuit is at above-stated one level.
Inventors
- 👤 Hiroyuki Nunogami
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 17:09
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/0008; H03K19/0013; H03K19/003; H03K19/00346; H03K19/00361; H03K19/00369; H03K19/00384
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
169 words
An output buffer circuit for receiving an input binary signal having first and second voltage levels, and for producing an output binary signal having first and third voltage levels, wherein said third voltage level is substantially higher than said second voltage level, comprising: storage means, effective when said input binary signal is at one of said first and second voltage levels, for storing a stored voltage substantially equal to a difference between said first and second voltage levels ignoring forward voltage drops in saturated devices; means, effective when said input binary signal is at the other of said first and second voltage levels, for adding said difference to said stored voltage to produce an increased voltage substantially equal to twice said difference ignoring forward voltage drops in saturated devices; an output driving stage; and means for controlling said output driving stage with said increased voltage, whereby said output driving stage is fully controlled when said input binary signal is at the other of said first and second voltage levels.
Claim 2
Dependent Claim
169 words
An output buffer circuit for receiving an input binary signal having first and second voltage levels, and for producing an output binary signal having first and third voltage levels, wherein said third voltage level is substantially higher than said second voltage level, comprising: storage means, effective when said input binary signal is at one of said first and second voltage levels, for storing a stored voltage substantially equal to a difference between said first and second voltage levels ignoring forward voltage drops in saturated devices; means, effective when said input binary signal is at the other of said first and second voltage levels, for adding said difference to said stored voltage to produce an increased voltage substantially equal to twice said difference ignoring forward voltage drops in saturated devices; an output driving stage; and means for controlling said output driving stage with said increased voltage, whereby said output driving stage is fully controlled when said input binary signal is at the other of said first and second voltage levels.
Claim 3
Dependent Claim
47 words
Apparatus according to claim 1, further comprising: means for feeding back a signal substantially equal to said third voltage to said means for controlling, whereby said means for controlling is enabled to continue controlling, even if said storage means loses a substantial portion of said stored voltage.
Claim 4
Dependent Claim
87 words
Apparatus according to claim 1, wherein said storage means includes: a capacitor; means, effective during said one of said first and second voltage levels, for applying said difference between said first and second voltages across said capacitor; and means, effective during said other of said first and second voltage levels, for applying said one of said first and second voltage levels to one terminal of said capacitor, whereby said stored voltage is added to said one, and a second terminal of said capacitor exhibits said increased voltage.
Claim 5
Dependent Claim
44 words
Apparatus according to claim 1, wherein: said output driving stage includes a CMOS circuit having a PMOSFET in series with an NMOSFET; and said means for controlling includes means for applying said increased voltage to said PMOSFET, whereby said PMOSFET is turned completely off.
Claim 6
Dependent Claim
57 words
Apparatus according to claim 2, wherein said means for feeding back includes: at least one feedback transistor: said first and third voltage being connected at first and second terminals of said at least one feedback transistor; and an output of said output driving stage being connected to a control element of said at least one feedback transistor.
Claim 7
Dependent Claim
104 words
Apparatus according to claim 5, wherein: said at least one feedback transistor includes a CMOS circuit having an NMOSFET and a PMOSFET in series with each other; said output of said output driving stage being connected to gates of said NMOSFET and said PMOSFET; a series transistor; an output of said CMOS circuit being connected to said series transistor; a control element of said series transistor being connected to said output of said output driving stage; and means for connecting an output of said series transistor to a control element of said output driving stage, whereby control of said output driving stage is reinforced.
Claim 8
Dependent Claim
72 words
Apparatus according to claim 2 wherein said means for feeding back includes: at least one feedback transistor; a transistor for coupling said first voltage level (GND) to said at least one feedback transistor; a transistor for coupling said third voltage level (V DD2 ) to said at least one feedback transistor; and an output of said output driving stage being connected to a control element of said at least one feedback transistor.
Claim 9
Dependent Claim
54 words
Apparatus according to claim 2 wherein said means for feeding back includes: at least one feedback transistor; said third voltage level (V DD2 ) being coupled to said at least one feedback transistor; and an output of said output driving stage being connected to a control element of said at least one feedback transistor.
Claim 10
Dependent Claim
106 words
Apparatus according to claim 2 wherein said means for feeding back includes: a CMOS circuit having an NMOSFET and a PMOSFET connected in series with each other; and another transistor; an output of said output driving stage being connected to the gates of said NMOSFET and PMOSFET of said CMOS circuit and to the gate of said another transistor; an output of said CMOS circuit being connected to a first terminal of said another transistor; and means being provided for connecting a second terminal of said another transistor to a control element of said output driving stage, whereby control of said output driving stage is reinforced.
Claim 11
Dependent Claim
77 words
Apparatus according to claim 2 wherein said means for feeding back includes: a single transistor; an output of said output driving stage being connected to the gate of said single transistor; said third voltage level (VDD2) being coupled to a first terminal of said single transistor; and means being provided for connecting a second terminal of said single transistor to a control element of said output driving stage, whereby control of said output driving stage is reinforced.
References Cited (Backward Citations)
US4851721A
Cited
US4888500A
Cited
DE3936676A1
Cited
US5003205A
Cited
US5073726A
Cited
US5045730A
Cited
US5023488A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-08-04 | 1996-02-03 | 1996-08-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-08-04 | 2000-02-03 | 2000-08-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-08-04 | 2004-02-03 | 2004-08-04 | $7700.00 | Window Closed / Lapsed |