Patent US5136188A successfully refreshed from Google Patents.
US5136188A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Input/output macrocell for programmable logic device
Assignee: Intellectual Ventures II LLC
•
Filing: 1991-08-08
•
Granted: 1992-08-04
•
Expires: 2011-08-08
Abstract
Abstract In a programmable logic device having a programmable logic array 15 adapted to receive a plurality of input signals and provide a plurality of output signals (product terms) through an AND logic which depend on the input signals and information stored in the logic array and a macrocell associated with the logic array, the macrocell including a first OR gate group 11 including a plurality of OR gates, each for ORing the predetermined number of the product terms from the logic array; a demultiplexor group 12 including a plurality of demultiplexors each coupled to output of the corresponding OR gate in the first OR gate group 11, each for generating two or more output signals per one input signal; a second OR gate group 13 including a plurality of OR gates each coupled to a corresponding one of outputs of each of the plurality of demultiplexors, each for ORing the corresponding outputs from the plurality of demultiplexors to form a sum data path for the product terms; and an input/output circuit 14 for receiving data from the plurality of sum data paths for the product terms provided by the plurality of OR gates in the second OR gate group 13 to transfer the received data to an output stage or feedback that to the logic array; whereby the plurality of sum data paths for the product terms are provided in one macrocell.
Inventors
- 👤 Chang W. Ha
- 👤 Joong K. Moon
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 06:59
CPC Classifications
G; G05; G05B; G05B19/00; G05B19/02; G05B19/18; H; H03; H03K; H03K19/00; H03K19/02; H03K19/173; H03K19/1733; H03K19/1735; H03K19/1736; H03K17/00; H03K17/51; H03K17/56; H03K17/687; H03K17/693; H03K19/177; H03K19/17704; H03K19/17708; H03K19/17712
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
227 words
In a programmable logic device having a programmable logic array adapted to receive a plurality of input signals and to provide a plurality of product terms as output signals through an AND logic which depend on said input signals and information stored in said logic array and a macrocell associated with said logic array, said macrocell comprising: first ORing means including a plurality of OR gates, each for ORing a predetermined number of said product terms from said logic array; demultiplexing means including a plurality of demultiplexors each coupled to output of the corresponding OR gate in said first ORing means, each for generating two or more output signals per one input signal; second ORing means including a plurality of OR gates each coupled to a corresponding one of outputs of each of said plurality of demultiplexors in said demultiplexing means, each for ORing said corresponding outputs from said plurality of demultiplexors in said demultiplexing means to form a sum data path from said product terms; and input/output means for receiving data from said plurality of sum data paths for said product terms provided by said plurality of OR gates in said second ORing means to transfer the received data to an output stage or feedback that to said logic array; whereby said plurality of sum data paths for said product terms are provided in one macrocell.
Claim 2
Dependent Claim
227 words
In a programmable logic device having a programmable logic array adapted to receive a plurality of input signals and to provide a plurality of product terms as output signals through an AND logic which depend on said input signals and information stored in said logic array and a macrocell associated with said logic array, said macrocell comprising: first ORing means including a plurality of OR gates, each for ORing a predetermined number of said product terms from said logic array; demultiplexing means including a plurality of demultiplexors each coupled to output of the corresponding OR gate in said first ORing means, each for generating two or more output signals per one input signal; second ORing means including a plurality of OR gates each coupled to a corresponding one of outputs of each of said plurality of demultiplexors in said demultiplexing means, each for ORing said corresponding outputs from said plurality of demultiplexors in said demultiplexing means to form a sum data path from said product terms; and input/output means for receiving data from said plurality of sum data paths for said product terms provided by said plurality of OR gates in said second ORing means to transfer the received data to an output stage or feedback that to said logic array; whereby said plurality of sum data paths for said product terms are provided in one macrocell.
Claim 3
Dependent Claim
33 words
The macrocell as set forth in claim 1, wherein each of said plurality of OR gates in said first ORing means ORs a selectable number of said product terms from said logic array.
Claim 4
Dependent Claim
32 words
The macrocell as set forth in claim 1, wherein said plurality of demultiplexors in said demultiplexing means are equal in number to said plurality of OR gates in said first ORing means.
Claim 5
Dependent Claim
26 words
The macrocell as set forth in claim 3, wherein said demultiplexors in said demultiplexing means are controlled by additional product terms from said programmable logic array.
Claim 6
Dependent Claim
31 words
The macrocell as set forth in claim 3, wherein said programmable logic array includes an EPROM transistor for providing said plurality of product terms being inputted to said first ORing means.
Claim 7
Dependent Claim
31 words
The macrocell as set forth in claim 3, wherein said programmable logic array includes an EEPROM transistor for providing said plurality of product terms being inputted to said first ORing means.
Claim 8
Dependent Claim
38 words
The macrocell as set forth in claim 3, wherein said plurality of OR gates in said second ORing means are equal in number to said output signals from each of said plurality of demultiplexors in said demultiplexing means.
Claim 9
Dependent Claim
22 words
The macrocell as set forth in claim 1, wherein said input/output means is capable of emulating combinatorial and sequential logic operations simultaneously.
Claim 10
Dependent Claim
30 words
The macrocell as set forth in claim 8, wherein said combinatorial and sequential logic operations are emulated simultaneously in different ones of said sum data paths for said product terms.
References Cited (Backward Citations)
US4617479A
Cited
US4617479B1
Cited
US4609986A
Cited
US4593390A
Cited
US4983959A
Cited
US4845496A
Cited
US4878200A
Cited
US5053647A
Cited
US5055712A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-08-04 | 1996-02-03 | 1996-08-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-08-04 | 2000-02-03 | 2000-08-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-08-04 | 2004-02-03 | 2004-08-04 | $7700.00 | Window Closed / Lapsed |