US5136185A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Local tristate control circuit
Assignee: Avago Technologies International Sales Pte Ltd
•
Filing: 1991-09-20
•
Granted: 1992-08-04
•
Expires: 2011-09-20
Abstract
Abstract This invention improves and simplifies prior art systems for automatic test generation methodologies. In this invention, combinational logic is used to prevent opposing tristate bus drivers from simultaneously providing a logic signal on a common bus during testing of an integrated circuit. The combinational logic also ensures that at most one tristate buffer is enabled at all times during testing to ensure the common bus is at either a full logical 1, logical 0, or non-driven state. By preventing opposing drive signals being applied to the common bus and thus ensuring the bus is at a full logical 1 or logical 0 state when driven, automatic test generation programs can accurately generate test vectors for the integrated circuit.
Inventors
- 👤 Lee O. Fleming
- 👤 John S. Walther
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 17:29
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/31701
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
56 words
In a circuit including tristate buffers having outputs connected to a common bus, an improvement comprising: combinational logic means, responsive to a test mode signal indicating an active test mode, for causing at most one of said tristate buffers connected to said common bus to be enabled at any one time during said active test mode.
Claim 2
Dependent Claim
56 words
In a circuit including tristate buffers having outputs connected to a common bus, an improvement comprising: combinational logic means, responsive to a test mode signal indicating an active test mode, for causing at most one of said tristate buffers connected to said common bus to be enabled at any one time during said active test mode.
Claim 3
Dependent Claim
37 words
The circuit of claim 1 wherein said combinational logic comprises: a first logic means associated with a first downstream tristate buffer for preventing enablement of said first downstream tristate buffer upon enablement of any upstream tristate buffer.
Claim 4
Dependent Claim
97 words
The circuit of claim 2 wherein said first logic means comprises: a first NAND gate having a first input coupled to receive said test mode signal and a second input coupled to receive a signal indicating enablement of any upstream tristate buffer; and a first AND gate having a first input coupled to an output of said first NAND gate and having a second input coupled to a first enable signal associated with said first downstream tristate buffer, an output of said first AND gate being coupled to an enable terminal of said first downstream tristate buffer.
Claim 5
Dependent Claim
63 words
The circuit of claim 3 wherein said second input of said NAND gate is coupled to an output of a first OR gate, wherein said first OR gate has a first input coupled to a second enable signal associated with a first upstream tristate buffer and has a second input coupled to receive a signal indicating enablement of a second upstream tristate buffer.
Claim 6
Dependent Claim
57 words
The circuit of claim 2 wherein said combinational logic further comprises: a second logic means associated with a furthest downstream tristate buffer for preventing enablement of said furthest downstream tristate buffer upon enablement of any upstream tristate buffer, and for enabling said furthest downstream buffer when it is detected that no upstream tristate buffers have been enabled.
Claim 7
Dependent Claim
97 words
The circuit of claim 5 wherein said first logic means comprises: a first NAND gate having a first input coupled to receive said test mode signal and a second input coupled to receive a signal indicating enablement of any upstream tristate buffer; and a first AND gate having a first input coupled to an output of said first NAND gate and having a second input coupled to a first enable signal associated with said first downstream tristate buffer, an output of said first AND gate being coupled to an enable terminal of said first downstream tristate buffer.
Claim 8
Dependent Claim
63 words
The circuit of claim 6 wherein said second input of said NAND gate is coupled to an output of a first OR gate, wherein said first OR gate has a first input coupled to a second enable signal associated with a first upstream tristate buffer and has a second input coupled to receive a signal indicating enablement of a second upstream tristate buffer.
Claim 9
Dependent Claim
126 words
In a circuit including tristate buffers having outputs connected to a common bus, an improvement comprising: combinational logic means for causing at most one of said tristate buffers connected to said common bus to be enabled at any one time, said combinational logic means comprising a serial connection of logic gates for preventing enablement of a downstream tristate buffer upon enablement of any upstream tristate buffer, each of said logic gates within said serial connection of logic gates being associated with a different one of said tristate buffers, a first tristate buffer being considered upstream from a downstream tristate buffer if an output of a logic gate associated with said first tristate buffer directly or indirectly drives a logic gate associated with said downstream tristate buffer.
Claim 10
Dependent Claim
126 words
In a circuit including tristate buffers having outputs connected to a common bus, an improvement comprising: combinational logic means for causing at most one of said tristate buffers connected to said common bus to be enabled at any one time, said combinational logic means comprising a serial connection of logic gates for preventing enablement of a downstream tristate buffer upon enablement of any upstream tristate buffer, each of said logic gates within said serial connection of logic gates being associated with a different one of said tristate buffers, a first tristate buffer being considered upstream from a downstream tristate buffer if an output of a logic gate associated with said first tristate buffer directly or indirectly drives a logic gate associated with said downstream tristate buffer.
Claim 11
Dependent Claim
25 words
The circuit of claim 8 wherein there is no logic gate, within said serial connection of logic gates, associated with a most downstream tristate buffer.
Claim 12
Dependent Claim
25 words
The circuit of claim 8 wherein there is no logic gate, within said serial connection of logic gates, associated with a most upstream tristate buffer.
Claim 13
Dependent Claim
30 words
The circuit of claim 8 wherein said combinational logic incorporates logic for forcing enablement of a most downstream tristate buffer when none of said upstream tristate buffers is being enabled.
Claim 14
Dependent Claim
26 words
The circuit of claim 11 wherein forcing of enablement of said most downstream tristate buffer by said logic is inhibited by means of a control signal.
Claim 15
Dependent Claim
37 words
The circuit of claims 8 wherein prevention of enablement of downstream tristate buffers upon enablement of any upstream tristate buffers is inhibited by means of a control signal applied to an input terminal of said combinational logic.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-08-04 | 1996-02-03 | 1996-08-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-08-04 | 2000-02-03 | 2000-08-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-08-04 | 2004-02-03 | 2004-08-04 | $7700.00 | Window Closed / Lapsed |