Patent US5134446A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5134446A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor device having a buffer structure for eliminating defects from a semiconductor layer grown thereon

Assignee: Fujitsu Ltd
•
Filing: 1991-07-01
•
Granted: 1992-07-28
•
Expires: 2011-07-01
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor service having a group III-V compound semiconductor layer formed on a buffer structure for intercepting propagation of defects, in which the buffer structure comprises a first material layer of a group III-V compound semiconductor material, a second material layer of a group III-V compound semiconductor material provided on the first material layer, the second material layer containing a first group III element and a second group III element different from the first group III element with a graded compositional profile in which the content of the second group III element is decreased towards an upper boundary and a lower boundary of the second material layer.

Inventors

  • 👤 Toshikazu Inoue

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 01:25
CPC Classifications
H; H10; H10D; H10D62/00; H10D62/80; H10D62/82; H10D62/824; H10P; H10P14/00; H10P14/20; H10P14/24; H10P14/29; H10P14/2901; H10P14/2902; H10P14/2905; H10P14/32; H10P14/3202; H10P14/3214; H10P14/3218; H10P14/3221; H10P14/3242; H10P14/3244; H10P14/3251; H10P14/3254; H10P14/3256; H10P14/34; H10P14/3402; H10P14/3414; H10P14/3418; H10P14/3421

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 229 words
A semiconductor device, comprising: a substrate of a semiconductor material and having upper and lower major surfaces; a buffer layer comprising first and second layers of respective group III-V compound semiconductor materials, each of said first and second layers having respective upper and lower major surfaces, said lower surface of said first layer being formed on said upper surface of said substrate and said lower surface of said second layer being formed on said upper surface of said first layer, said group III-V compound semiconductor material of said second layer comprising first and second, different, group III elements and a group V element, said second group III element having a concentration level distribution in said second layer varying from a minimum concentration level at each of said upper and lower major surfaces thereof to a maximum concentration level between said upper and lower major surfaces thereof; a device layer having upper and lower major surfaces and formed with said lower surface thereof on said upper surface of said second layer of said buffer layer, said device layer comprising a group III-V compound semiconductor material and having an active device formed in said upper surface thereof; and said buffer layer intercepting defects, originating at and propagating from the upper major surface of the substrate and into the buffer layer, and thereby suppressing further propagation of said defects into device layer.
Claim 2
Dependent Claim 229 words
A semiconductor device, comprising: a substrate of a semiconductor material and having upper and lower major surfaces; a buffer layer comprising first and second layers of respective group III-V compound semiconductor materials, each of said first and second layers having respective upper and lower major surfaces, said lower surface of said first layer being formed on said upper surface of said substrate and said lower surface of said second layer being formed on said upper surface of said first layer, said group III-V compound semiconductor material of said second layer comprising first and second, different, group III elements and a group V element, said second group III element having a concentration level distribution in said second layer varying from a minimum concentration level at each of said upper and lower major surfaces thereof to a maximum concentration level between said upper and lower major surfaces thereof; a device layer having upper and lower major surfaces and formed with said lower surface thereof on said upper surface of said second layer of said buffer layer, said device layer comprising a group III-V compound semiconductor material and having an active device formed in said upper surface thereof; and said buffer layer intercepting defects, originating at and propagating from the upper major surface of the substrate and into the buffer layer, and thereby suppressing further propagation of said defects into device layer.
Claim 3
Dependent Claim 31 words
A semiconductor device as claimed in claim 1 in which the concentration level of the second group III element changes in stepwise fashion in said second layer of said buffer layer.
Claim 4
Dependent Claim 29 words
A semiconductor device as claimed in claim 1 in which the concentration level of the second group III element changes continuously in the second layer of said buffer layer.
Claim 5
Dependent Claim 36 words
A semiconductor device as claimed in claim 1 in which the concentration level of the second group III element is zero at the upper and lower major surfaces of said second layer of said buffer layer.
Claim 6
Dependent Claim 33 words
A semiconductor device as claimed in claim 1 in which the variable concentration level distribution of the second group III element has a single maximum in said second layer of said buffer layer.
Claim 7
Dependent Claim 32 words
A semiconductor device as claimed in claim 1 in which the variable concentration level distribution of the second group III element has plural maxima in said second layer of said buffer layer.
Claim 8
Dependent Claim 25 words
A semiconductor device as claimed in claim 1 in which said first group III element comprises gallium and said second group III element comprises indium.
Claim 9
Dependent Claim 35 words
A semiconductor device as claimed in claim 1 in which said substrate is formed of a group III-V compound semiconductor material which is different from the group III-V compound semiconductor material of said device layer.
Claim 10
Dependent Claim 14 words
A semiconductor device as claimed in claim 8 in which said substrate comprises silicon.
Claim 11
Dependent Claim 35 words
A semiconductor device as claimed in claim 1 in which said substrate is formed of a group III-V compound semiconductor material which is identical to the group III-V compound semiconductor material of the device layer.
Claim 12
Dependent Claim 15 words
A semiconductor device as claimed in claim 10 in which said substrate comprises gallium arsenide.

References Cited (Backward Citations)

US3821033A Cited
US4568958A Cited
US4719155A Cited
US4768074A Cited
US4872046A Cited
US4806996A Cited
US4769341A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1995-07-28 1996-01-27 1996-07-28 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1999-07-28 2000-01-27 2000-07-28 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2003-07-28 2004-01-27 2004-07-28 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag