US5130770A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Integrated circuit in silicon on insulator technology comprising a field effect transistor
Assignee: Brevatome
•
Filing: 1991-06-14
•
Granted: 1992-07-14
•
Expires: 2011-06-14
Abstract
Abstract An integrated circuit in silicon on insulator technology comprises a JFET transistor with an insulated source and drain of one conductivity type in the upper part of a semiconductor island, an upper gate between the source and the drain, a buried insulating layer supporting the island, and a buried electrode in the island and in contact with the insulating layer. That electrode has a second conductivity type different from the first. A zone is diffused into at least one edge of the island from a conductive material covering the edge, that conductive material being doped with impurities of the second conductivity type. The diffused zone of the second conductivity type is electrically insulated from the source and drain and ensures the electrical contacting of the electrode and the conductive material constituting the electrical contact to the electrode and source. Drain and gate contacts are also provided which are electrically insulated from one another and from the electrode contact. A process for making the circuit is also disclosed.
Inventors
- 👤 Jean-Philippe Blanc
- 👤 Joelle Bonaime
- 👤 Jean du P. De Poncharra
- 👤 Robert Truche
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 01:13
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/67; H10D30/674; H10D30/6741; H10D30/6743; H10D30/6744; H10D30/6729; H10D30/673; H10D30/6733; H10D30/80; H10D30/83; H10D30/832
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
182 words
An integrated circuit comprising at least one field effect transistor having a source (42) and a drain (44) in the upper part (16) of a semiconductor island (18), obtained by the local introduction of impurities of a first conductivity type, a gate (35, 33) located on the island between the source and the drain and electrically insulated therefrom, a buried electrical insulating layer (4) supporting the island, an electrode (12, 17) buried in the island and in contact with the insulating layer, said electrode having a second conductivity, different from the first, a zone (36) diffused into at least one edge (18a) of the island from a conductive material (29) covering the said edge, said conductive material being doped with impurities of the second conductivity type, the diffused zone of the second conductivity type being electrically insulated from the source and drain and ensuring the electrical contacting of the electrode and the conductive material which constitutes the electrical contact of the electrode, while the source, drain (50) and gate (31) contacts are electrically insulated from one another and from the electrode contact.
Claim 2
Dependent Claim
182 words
An integrated circuit comprising at least one field effect transistor having a source (42) and a drain (44) in the upper part (16) of a semiconductor island (18), obtained by the local introduction of impurities of a first conductivity type, a gate (35, 33) located on the island between the source and the drain and electrically insulated therefrom, a buried electrical insulating layer (4) supporting the island, an electrode (12, 17) buried in the island and in contact with the insulating layer, said electrode having a second conductivity, different from the first, a zone (36) diffused into at least one edge (18a) of the island from a conductive material (29) covering the said edge, said conductive material being doped with impurities of the second conductivity type, the diffused zone of the second conductivity type being electrically insulated from the source and drain and ensuring the electrical contacting of the electrode and the conductive material which constitutes the electrical contact of the electrode, while the source, drain (50) and gate (31) contacts are electrically insulated from one another and from the electrode contact.
Claim 3
Dependent Claim
33 words
The integrated circuit according to claim 1, characterized in that the gate (31, 33) and the electrical contact (29) of the buried electrode are produced in the same appropriately etched, doped conductive layer.
Claim 4
Dependent Claim
19 words
The integrated circuit according to claims 1 or 2, characterized in that the conductive material is doped polycrystalline silicon.
Claim 5
Dependent Claim
29 words
The integrated circuit according to claim 1, characterized in that the island (18) is of monocrystalline silicon and the insulating layer (4) is one of silicon nitride and dioxide.
Claim 6
Dependent Claim
38 words
The integrated circuit according to claim 1, characterized in that the semiconductor island is constituted by a monocrystalline film (6) on which has been epitaxied a thicker semiconductor layer (16), said film and said semiconductor layer being etched.
Claim 7
Dependent Claim
45 words
The integrated circuit according to claim 1 comprising at least two electrically insulated field effect transistors, characterized in that each transistor has a semiconductor island over its entire thickness, the electrical insulation being ensured by the distance separating the edges (18a) of the two islands.
Claim 8
Dependent Claim
25 words
The integrated circuit according to claim 1, characterized in that the transistor is one of a junction transistor (JFET) and an insulated gate transistor (MIS).
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-07-14 | 1996-01-13 | 1996-07-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-07-14 | 2000-01-13 | 2000-07-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-07-14 | 2004-01-13 | 2004-07-14 | $7700.00 | Window Closed / Lapsed |