← Back to Patent Explorer
US5130274A Expired / Lapsed US ⏱️ 0.0 years remaining

Copper alloy metallurgies for VLSI interconnection structures

Assignee: GlobalFoundries Inc
•
Filing: 1991-04-05
•
Granted: 1992-07-14
•
Expires: 2011-04-05
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method for providing vias, lines and other recesses in VLSI interconnection structures with copper alloys to create a thin layer of an oxide of an alloying element on the surface of the deposited alloy and on portions of the alloy which are in contact with an oxygen containing dielectric is disclosed. The present invention is also directed to VLSI interconnection structures which utilize this copper alloy and thin oxide layer in their vias, lines and other recesses. The oxide layer eliminates the need for diffusion barrier and/or adhesion layers and provides corrosion resistance for the deposited copper alloy. VLSI devices utilizing this copper alloy in the vias, lines and other recesses interconnecting semiconductor regions, devices and conductive layers on the VLSI device are significantly improved.

Inventors

  • 👤 James M. E. Harper
  • 👤 Karen L. Holloway
  • 👤 Thomas Y. Kwok

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 21:30
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/071; H10W20/074; H10W20/077; H10W20/031; H10W20/056; H10W20/057; H10W20/064; H10W20/065; H10W20/076; H10W20/40; H10W20/41; H10W20/425; H10W20/44; H10W20/4403; H10W20/4421; H10W20/4424

Claims Analysis

Total Claims: 15
Claim 1
Independent Claim 105 words
A method of forming a copper alloy conductive plug in a recess in a VLSI interconnection structure defined in an oxygen containing dielectric layer disposed on one main planar surface of a substrate comprising the steps of: (a) providing a copper alloy of copper and an alloying element of less than 2.0 atomic percent; (b) depositing said copper alloy into the recess of the interconnection structure and forming a copper alloy plug and a thin layer of an oxide of the alloying element on an exposed surface of said plug and on surfaces of said plug which are in contact with said oxygen containing dielectric.
Claim 2
Independent Claim 105 words
A method of forming a copper alloy conductive plug in a recess in a VLSI interconnection structure defined in an oxygen containing dielectric layer disposed on one main planar surface of a substrate comprising the steps of: (a) providing a copper alloy of copper and an alloying element of less than 2.0 atomic percent; (b) depositing said copper alloy into the recess of the interconnection structure and forming a copper alloy plug and a thin layer of an oxide of the alloying element on an exposed surface of said plug and on surfaces of said plug which are in contact with said oxygen containing dielectric.
Claim 3
Dependent Claim 33 words
The method of claim 1, wherein said depositing step comprises depositing said copper alloy at a deposition temperature such that said thin oxide layer forms simultaneously with the deposition of said copper alloy.
Claim 4
Dependent Claim 19 words
The method of claim 2, wherein said deposition temperature is in the range of 150° C. to 250° C.
Claim 5
Dependent Claim 34 words
The method of claim 1, wherein said depositing step comprises: (a) depositing said copper alloy into the recess of the interconnection structure; and (b) annealing said interconnection structure to form said thin oxide layer.
Claim 6
Dependent Claim 26 words
The method of claim 4, wherein said annealing step comprises annealing said interconnection structure at a temperature in the range of 250° C. to 400° C.
Claim 7
Dependent Claim 15 words
The method of claim 1, wherein said depositing step comprises depositing said alloy by sputtering.
Claim 8
Dependent Claim 15 words
The method of claim 1, wherein said depositing step comprises depositing said alloy by evaporation.
Claim 9
Dependent Claim 15 words
The method of claim 1, wherein said depositing step comprises depositing said alloy by CVD.
Claim 10
Dependent Claim 24 words
The method of claim 1, wherein said oxygen containing dielectric layer comprises a dielectric selected from the group consisting of silicon dioxide and polyimide.
Claim 11
Dependent Claim 21 words
The method of claim 1, wherein said alloying element comprises an element selected from the group consisting of chromium and aluminum.
Claim 12
Dependent Claim 24 words
The method of claim 1, wherein said thin oxide layer comprises an oxide selected from the group consisting of chromium oxide and aluminum oxide.
Claim 13
Dependent Claim 10 words
The method of claim 1, wherein said substrate comprises copper.
Claim 14
Dependent Claim 66 words
The method of claim 1, wherein said substrate further comprises: a refractory metal barrier layer formed at the bottom of the recess and in contact with a bottom surface of said plug and a portion of an upper surface of said substrate; and a metal silicide layer formed in an upper portion of said substrate and in contact with a bottom surface of said barrier layer.
Claim 15
Dependent Claim 10 words
The method of claim 13, wherein said substrate comprises silicon.

References Cited (Backward Citations)

US3631304A Cited
JPS5533004A Cited
JPS55107257A Cited
US4816425A Cited
JPS607162A Cited
US4566177A Cited
JPS62113421A Cited
JPS62214632A Cited
US4910169A Cited
US4784973A Cited
JPH0250432A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1995-07-14 1996-01-13 1996-07-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1999-07-14 2000-01-13 2000-07-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2003-07-14 2004-01-13 2004-07-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag