US5124585A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Pulsed bootstrapping output buffer and associated method
Assignee: Promos Technologies Inc
•
Filing: 1991-01-16
•
Granted: 1992-06-23
•
Expires: 2011-01-16
Abstract
Abstract An output buffer circuit is provided for use with a first external voltage which provides voltage at a first level, the output buffer circuit comprising: an output terminal; a second voltage supply for providing voltage at a second level less than the first level; an n-channel pull-up transistor including a drain coupled to the first voltage supply and including a source coupled to the output terminal; a p-channel pull-up transistor including a drain coupled to the output terminal and a source coupled to the second voltage supply; an n-channel pull-down transistor including a drain coupled to the output terminal; a bootstrapping turn-on circuit for raising a gate of the n-channel pull-up transistor to a raised voltage level which is above the first voltage level such that the n-channel pull-up transistor becomes turned on; a turn-off circuit for turning off the n-channel pull-up transistor when the output terminal has been substantially pulled up to the second voltage level; and a turn-on circuit for turning on the p-channel pull-up transistor when the output voltage at the output terminal has been substantially pulled up to the second level.
Inventors
- 👤 Jun Kim
- 👤 In-Nan Wu
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 12:01
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/01; H03K19/017; H03K19/01707; H03K19/01714
Claims Analysis
Total Claims: 33
Claim 1
Independent Claim
192 words
A bootstrapping output buffer circuit for use with a first external voltage source providing voltage at a first voltage level, comprising: an output terminal; a second voltage supply for providing voltage at a second voltage level less than the first voltage level; first n-channel pull-up transistor means including a drain operatively coupled to the first voltage supply and including a source operatively coupled to the output terminal; second pull-up transistor means including a first terminal operatively coupled to the output terminal and including a second terminal operatively coupled to the second voltage supply; n-channel pull-down transistor means including a drain operatively coupled to the output terminal; first turn-on means for turning on said first n-channel pull-up transistor means; bootstrapping means for bootstrapping a gate of said first n-channel pull-up transistor means to a bootstrapped voltage level above the first voltage level; turn-off means for turning off said first n-channel pull-up transistor means when said output terminal has been substantially pulled up to the second voltage level; and second turn-on means for turning on said second pull-up transistor means when said output terminal has been substantially pulled up to the second voltage level.
Claim 2
Dependent Claim
192 words
A bootstrapping output buffer circuit for use with a first external voltage source providing voltage at a first voltage level, comprising: an output terminal; a second voltage supply for providing voltage at a second voltage level less than the first voltage level; first n-channel pull-up transistor means including a drain operatively coupled to the first voltage supply and including a source operatively coupled to the output terminal; second pull-up transistor means including a first terminal operatively coupled to the output terminal and including a second terminal operatively coupled to the second voltage supply; n-channel pull-down transistor means including a drain operatively coupled to the output terminal; first turn-on means for turning on said first n-channel pull-up transistor means; bootstrapping means for bootstrapping a gate of said first n-channel pull-up transistor means to a bootstrapped voltage level above the first voltage level; turn-off means for turning off said first n-channel pull-up transistor means when said output terminal has been substantially pulled up to the second voltage level; and second turn-on means for turning on said second pull-up transistor means when said output terminal has been substantially pulled up to the second voltage level.
Claim 3
Dependent Claim
15 words
The circuit of claim 1 wherein said second pull-up transistor means includes a p-channel transistor.
Claim 4
Dependent Claim
40 words
The circuit of claim 1, wherein said second pull-up transistor means includes p-channel transistor means; wherein said first terminal is a source of said p-channel transistor means; and wherein said second terminal is a drain of said p-channel transistor means.
Claim 5
Dependent Claim
38 words
The circuit of claim 1 wherein said turn-off means operatively couples the gate of said first n-channel pull-up transistor means to a ground potential when said output terminal has been substantially pulled up to the second voltage level.
Claim 6
Dependent Claim
39 words
The circuit of claim 1 wherein said turn-off means includes transistor means including a first terminal operatively coupled to a gate of said first n-channel pull-up transistor means and including a second terminal operatively coupled to a ground potential.
Claim 7
Dependent Claim
36 words
The circuit of claim 1 wherein said turn-off means includes an n-channel turn-off transistor with a drain operatively coupled to the gate of said first pull-up transistor means and a source operatively coupled to ground potential.
Claim 8
Dependent Claim
24 words
The circuit of claim 1 wherein said bootstrapping means includes capacitive means operatively coupled to the gate of said first n-channel pull-up transistor means.
Claim 9
Dependent Claim
61 words
The circuit of claim 1 and further including: timing means for indicating passage of a first time interval during which said output terminal transitions substantially from ground potential to the second voltage level; and wherein said turn-off means turns off said first transistor means in response to an indication by said timing means that the first time interval has substantially passed.
Claim 10
Dependent Claim
24 words
The circuit of claim 1 wherein said second turn-on means includes timing means for delaying a turn on of said second pull-up transistor means.
Claim 11
Dependent Claim
24 words
The circuit of claim 1 wherein said bootstrapping means provides a bootstrapped voltage pulse to the gate of said first n-channel pull-up transistor means.
Claim 12
Dependent Claim
24 words
The circuit of claim 10 wherein said bootstrapping means includes timing means for delaying bootstrapping until said first transistor means has been turned on.
Claim 13
Dependent Claim
84 words
The circuit of claim 1 and further including: internal output means for providing an internal output signal; and wherein said first turn-on means includes coupling means for coupling said internal output means to a gate of said first transistor means upon initial provision of an internal output signal by said internal output means and for uncoupling said internal output means from the gate of said first transistor means when a gate of said first n-channel pull-up transistor means substantially reaches the first voltage level.
Claim 14
Dependent Claim
30 words
The circuit of claim 12 wherein said coupling means includes: pass gate means operatively connected between the internal output means and said bootstrapping the gate of said first transistor means.
Claim 15
Dependent Claim
125 words
The circuit of claim 1 and further including: internal output means for providing an internal output signal; wherein said first turn-on means includes pass gate means operatively connected between said internal output means and a gate of said first transistor means; first control means for causing said pass gate means to couple said internal output means to the gate of said first transistor means while a gate of said first n-channel pull-up transistor means transitions from ground potential substantially to the first voltage level; and second control means for causing said pass gate means to uncouple said internal output means from the gate of said first n-channel pull-up transistor means when the gate of said first n-channel transistor means substantially reaches the first voltage level.
Claim 16
Dependent Claim
15 words
The circuit of claim 14 wherein said pass gate means includes a field effect transistor.
Claim 17
Dependent Claim
22 words
The circuit of claim 14 wherein said second control means includes transistor means including a terminal operatively coupled to the ground potential.
Claim 18
Dependent Claim
215 words
A bootstrapping output buffer circuit for use with a first external voltage source providing voltage at a first voltage level, comprising: an output terminal; a second voltage supply for providing voltage at a second voltage level less than the first voltage level; n-channel pull-up transistor means including a drain operatively coupled to the first voltage supply and including a source operatively coupled to the output terminal; p-channel pull-up transistor means including a drain operatively coupled to the output terminal and a source operative coupled to said second voltage supply; n-channel pull-down transistor means including a drain operatively coupled to the output terminal; first transistor turn-on means for turning on said n-channel pull-up transistor; bootstrapping means for bootstrapping a gate of said n-channel pull-up transistor means to a bootstrapped voltage level above the first voltage level; bootstrap turn-on means for turning on said bootstrapping means after said n-channel pull-up transistor means has been turned on by said first transistor turn-on means; turn-off means for turning off said n-channel pull-up transistor means when said output terminal has been substantially pulled up to the second voltage level; and second transistor turn-on means for turning on said p-channel pull-up transistor means when the output voltage at said output terminal has been substantially pulled up to the second voltage level.
Claim 19
Dependent Claim
215 words
A bootstrapping output buffer circuit for use with a first external voltage source providing voltage at a first voltage level, comprising: an output terminal; a second voltage supply for providing voltage at a second voltage level less than the first voltage level; n-channel pull-up transistor means including a drain operatively coupled to the first voltage supply and including a source operatively coupled to the output terminal; p-channel pull-up transistor means including a drain operatively coupled to the output terminal and a source operative coupled to said second voltage supply; n-channel pull-down transistor means including a drain operatively coupled to the output terminal; first transistor turn-on means for turning on said n-channel pull-up transistor; bootstrapping means for bootstrapping a gate of said n-channel pull-up transistor means to a bootstrapped voltage level above the first voltage level; bootstrap turn-on means for turning on said bootstrapping means after said n-channel pull-up transistor means has been turned on by said first transistor turn-on means; turn-off means for turning off said n-channel pull-up transistor means when said output terminal has been substantially pulled up to the second voltage level; and second transistor turn-on means for turning on said p-channel pull-up transistor means when the output voltage at said output terminal has been substantially pulled up to the second voltage level.
Claim 20
Dependent Claim
14 words
The circuit of claim 17 wherein said first turn-on means includes n-channel transistor means.
Claim 21
Dependent Claim
23 words
The circuit of claim 17 wherein said bootstrapping means includes capacitor means operatively coupled to the gate of said n-channel pull-up transistor means.
Claim 22
Dependent Claim
43 words
The circuit of claim 17 or 19 wherein said bootstrap turn-on means includes: timing means, responsive to said first turn-on means, for delaying turn on of said bootstrapping means for a time interval sufficient for said n-channel pull-up transistor means to turn on.
Claim 23
Dependent Claim
38 words
The circuit of claim 17 wherein said turn-off means includes turn-off transistor means which includes a first terminal operatively coupled to the gate of said n-channel pull-up transistor and a second terminal operatively coupled to a ground potential.
Claim 24
Dependent Claim
59 words
The circuit of claim 17 wherein said turn-off means includes: turn-off transistor means which includes a first terminal operatively coupled to the gate of said n-channel pull-up transistor and a second terminal operatively coupled to ground potential; and timing means for delaying turn on of said turn-off transistor means until said output terminal substantially reaches the second voltage level.
Claim 25
Dependent Claim
118 words
The circuit of claim 17, wherein said bootstrapping means includes capacitor means operatively coupled to the gate of said n-channel pull-up transistor means; wherein said bootstrapping means further includes timing means, responsive to said first turn-on means, for delaying turn on of said bootstrapping means for a time interval sufficient for said n-channel pull-up transistor means to turn on; wherein said turn-off means includes turn-off transistor means including a first terminal operatively coupled to the gate of said n-channel pull-up transistor means and a second terminal operatively coupled to ground potential; wherein said turn-off means further includes timing means for delaying turn on of said turn-off transistor means until said output terminal substantially reaches the second voltage level.
Claim 26
Independent Claim
182 words
A method for controlling low-to-high transitions of an output voltage provided by an output terminal of an integrated circuit, wherein the output terminal is operatively coupled to the source of an n-channel pull-up transistor means and operatively coupled to a source of an n-channel pull-down transistor means: providing a first voltage at a first voltage level; applying the first voltage to a drain of the n-channel pull-up transistor means; providing a second voltage at a second voltage level less than the first voltage level; applying the second voltage to a first terminal of second pull-up transistor means wherein the second pull-up transistor means includes a second terminal operatively coupled to the output terminal; turning on the n-channel pull-up transistor means; bootstrapping a gate of the n-channel pull-up transistor means to a bootstrapped voltage level above the first voltage level; turning off the n-channel pull-up transistor means when the output terminal has been substantially pulled up to the second voltage level; and turning on the second pull-up transistor means, when the output terminal has been substantially pulled up to the second voltage level.
Claim 27
Independent Claim
182 words
A method for controlling low-to-high transitions of an output voltage provided by an output terminal of an integrated circuit, wherein the output terminal is operatively coupled to the source of an n-channel pull-up transistor means and operatively coupled to a source of an n-channel pull-down transistor means: providing a first voltage at a first voltage level; applying the first voltage to a drain of the n-channel pull-up transistor means; providing a second voltage at a second voltage level less than the first voltage level; applying the second voltage to a first terminal of second pull-up transistor means wherein the second pull-up transistor means includes a second terminal operatively coupled to the output terminal; turning on the n-channel pull-up transistor means; bootstrapping a gate of the n-channel pull-up transistor means to a bootstrapped voltage level above the first voltage level; turning off the n-channel pull-up transistor means when the output terminal has been substantially pulled up to the second voltage level; and turning on the second pull-up transistor means, when the output terminal has been substantially pulled up to the second voltage level.
Claim 28
Dependent Claim
27 words
The method of claim 24 wherein said step of providing the second voltage includes generating the second voltage on the integrated circuit which contains the output terminal.
Claim 29
Dependent Claim
34 words
The method of claim 24 wherein said step of turning on the n-channel pull-up transistor includes providing a voltage at the first voltage level to the gate of the first n-channel pull-up transistor means.
Claim 30
Dependent Claim
25 words
The method of claim 24 wherein said step of bootstrapping includes charging a capacitor operatively coupled to a gate of the n-channel pull-up transistor means.
Claim 31
Dependent Claim
25 words
The method of claim 24 wherein said step of turning off includes operatively coupling a gate of the n-channel pull-up transistor to a ground potential.
Claim 32
Dependent Claim
33 words
The method of claim 24 and further including the step of: delaying said step of turning off for a time interval sufficient for the output voltage to substantially reach the second voltage level.
Claim 33
Dependent Claim
40 words
The method of claim 24 or 29 and further including the step of: delaying said step of turning on the second pull-up transistor means for a time interval sufficient for the output voltage to substantially reach the second voltage level.
References Cited (Backward Citations)
US4395644A
Cited
US4611134A
Cited
US4508978A
Cited
US4633105A
Cited
US4617476A
Cited
US4914323A
Cited
JPS63257325A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-06-23 | 1995-12-23 | 1996-06-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-06-23 | 1999-12-23 | 2000-06-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-06-23 | 2003-12-23 | 2004-06-23 | $7700.00 | Window Closed / Lapsed |