US4633105A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Bootstrap type output circuit
Assignee: NEC Corp
•
Filing: 1984-12-27
•
Granted: 1986-12-30
•
Expires: 2004-12-27
Abstract
Abstract An improved bootstrap output circuit which can operate stably without being influenced by noise and voltage fluctuation of the substrate. A delay circuit includes a first MIS transistor having a gate receiving a first input signal, a drain connected to a power supply and a source connected to a first node. A second MIS transistor has a gate receiving a second input signal, a drain connected to the first node and a source connected to the ground potential. A third MIS transistor has a gate receiving the second input signal, a drain connected to the power supply and a source connected to a second node. A fourth MIS transistor has a gate connected to the first node, a drain connected to the second node and a source held at the ground potential. A fifth MIS transistor has a gate connected to the second node, a drain connected to the first node and a source connected to the first input signal. The delay circuit generates an output signal from the second node the level of which falls with a predetermined delay after the rise of the first input signal. A driver circuit including a bootstrap circuit makes use of the output at the second node for controlling the charge operation of the bootstrap capacitor.
Inventors
- 👤 Akira Tsujimoto
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 04:33
CPC Classifications
G; G11; G11C; G11C7/00; G11C7/10; G11C7/1051; G11C7/106; G11C7/1015; G11C7/103; G11C7/12; H; H03; H03K; H03K19/00; H03K19/01; H03K19/017; H03K19/01728; H03K19/01735; H03K3/00; H03K3/02; H03K3/353; H03K3/356; H03K3/356017; H03K3/356026; H03K5/00; H03K5/13; H03K5/135; G11C2207/00; G11C2207/10; G11C2207/107
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
163 words
In a bootstrap type output circuit of the type having a delay section having a first series circuit of first and second field effect transistors coupled between power voltage sources, a second series circuit of third and fourth field effect transistors coupled between said power voltage sources, the gate of said first transistor receiving a first input signal, the gates of said second and third transistors receiving a second input signal, and means for connecting the gate of said fourth transistor to the intermediate junction of said first series circuit, a delay output signal from said delay section being the signal at the intermediate junction of said second series circuit; and a buffer section having a bootstrap capacitor and means for operatively charging said capacitor in response to said delay output signal, the improvement comprising, means for operatively setting the level of said gate of said fourth transistor to the level of said first input signal in response to said delay output signal.
Claim 2
Dependent Claim
163 words
In a bootstrap type output circuit of the type having a delay section having a first series circuit of first and second field effect transistors coupled between power voltage sources, a second series circuit of third and fourth field effect transistors coupled between said power voltage sources, the gate of said first transistor receiving a first input signal, the gates of said second and third transistors receiving a second input signal, and means for connecting the gate of said fourth transistor to the intermediate junction of said first series circuit, a delay output signal from said delay section being the signal at the intermediate junction of said second series circuit; and a buffer section having a bootstrap capacitor and means for operatively charging said capacitor in response to said delay output signal, the improvement comprising, means for operatively setting the level of said gate of said fourth transistor to the level of said first input signal in response to said delay output signal.
Claim 3
Dependent Claim
42 words
The invention as claimed in claim 1, wherein said setting means includes a fifth field effect transistor having a gate receiving said delay output signal and a source-drain path coupled between said gate of said fourth transistor and said first input signal.
Claim 4
Dependent Claim
47 words
The invention as claimed in claim 2, wherein said buffer section includes a sixth field effect transistor having a drain coupled to one of said voltage sources, a source coupled to one end of said capacitor and a gate coupled to the other end of said capacitor.
Claim 5
Dependent Claim
31 words
The invention as claimed in claim 3, wherein said buffer section further includes a seventh field effect transistor coupled between the gate of said sixth transistor and said first input signal.
Claim 6
Dependent Claim
22 words
The invention as claimed in claim 4, wherein the gate of said seventh transistor is supplied with one of said voltage sources.
Claim 7
Dependent Claim
35 words
The invention as claimed in claim 4, wherein said buffer section further includes an eight field effect transistor coupled between said gate of said seventh transistor and said intermediate junction of said second series circuit.
Claim 8
Dependent Claim
32 words
The invention as claimed in claim 6, wherein said charging means includes a ninth field effect transistor coupled between said one end of said capacitor and the other of said voltage sources.
Claim 9
Dependent Claim
47 words
The invention as claimed in claim 7, wherein said buffer section further includes a third series circuit of tenth and eleventh field effect transistors coupled between said voltage sources and means for connecting the gate of said tenth transistor to said the other end of said capacitor.
Claim 10
Dependent Claim
205 words
A bootstrap circuit comprising: a delay circuit having a first field effect transistor having a gate receiving a first input signal, a drain connected to a power supply and a source connected to a first node, a second field effect transistor having a gate receiving a second input signal, a drain connected to said first node and a source connected to a reference potential a third field effect transistor having a gate receiving said second input signal, a drain connected to said power supply and a source connected to a second node, a fourth field effect transistor having a gate connected to said first node, a drain connected to said second node and a source connected to said reference potential, and a fifth field effect transistor having a gate connected to said second node, a drain connected to said first node and a source receiving said first input signal, said delay circuit generating an output from said second node the level of which falls with a predetermined delay after the rise of said first input signal; and a driver circuit including a bootstrap capacitor and a bootstrap circuit which makes use of the output of said delay circuit for controlling charging of said bootstrap capacitor.
Claim 11
Dependent Claim
205 words
A bootstrap circuit comprising: a delay circuit having a first field effect transistor having a gate receiving a first input signal, a drain connected to a power supply and a source connected to a first node, a second field effect transistor having a gate receiving a second input signal, a drain connected to said first node and a source connected to a reference potential a third field effect transistor having a gate receiving said second input signal, a drain connected to said power supply and a source connected to a second node, a fourth field effect transistor having a gate connected to said first node, a drain connected to said second node and a source connected to said reference potential, and a fifth field effect transistor having a gate connected to said second node, a drain connected to said first node and a source receiving said first input signal, said delay circuit generating an output from said second node the level of which falls with a predetermined delay after the rise of said first input signal; and a driver circuit including a bootstrap capacitor and a bootstrap circuit which makes use of the output of said delay circuit for controlling charging of said bootstrap capacitor.
Claim 12
Dependent Claim
68 words
The circuit according to claim 9, wherein said driver circuit includes a sixth field effect transistor coupled between said power supply and one end of said capacitor and having a gate coupled ot the other end of said capacitor, and a seventh field effect transistor coupled between said one end of said capacitor and said reference potential and having a gate receiving said output of said delay circuit.
Claim 13
Dependent Claim
30 words
The circuit according to claim 10, wherein said driver circuit further includes an eighth field effect transistor coupled between the other end of said capacitor and said first input signal.
Claim 14
Dependent Claim
19 words
The circuit according to claim 11, wherein the gate of said eight transistor is connected to said power supply.
Claim 15
Dependent Claim
37 words
The circuit according to claim 11, further comprising a ninth field effect transistor coupled between the gate of said eighth transistor and said output of said delay circuit and having a gate coupled to said power supply.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-12-29 | 1990-06-30 | 1990-12-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-12-29 | 1994-06-30 | 1994-12-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-12-29 | 1998-06-30 | 1998-12-30 | $7700.00 | Window Closed / Lapsed |