← Back to Patent Explorer
US5106784A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of making a post molded cavity package with internal dam bar for integrated circuit

Assignee: Texas Instruments Inc
•
Filing: 1990-04-20
•
Granted: 1992-04-21
•
Expires: 2010-04-20
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method of producing a cavity package around an assembled semiconductor device is disclosed. The method includes providing a chip attach pad having a plurality of chip attach pad straps, each strap extending outwardly from the outer edge of the chip attach pad and spaced about the edge of the bar pad; mounting integrated circuits having bond pads on the chip attach pad; molding a package material onto a central portion of lead fingers and the chip attach pad straps to grip and surround each lead finger with package material, with a portion of each lead finger extending externally from the ring at both the exterior and interior thereof and to secure the bar pad straps therein; electrically coupling the bond pads to the portion of desired ones of the lead fingers extending toward the interior of the ring; and enclosing both ends of the ring to provide a cavity in the ring to suspend a chip attach pad with the integrated circuit thereon within the cavity with the chip attach straps. Heat sinks can also be used to promote high levels of thermal dissipation.

Inventors

  • 👤 George A. Bednarz

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 02:46
CPC Classifications
H; H10; H10W; H10W95/00; H10W70/00; H10W70/40; H10W70/421; H10W70/424; H10W70/427; H10W70/429; H10W76/00; H10W76/10; H10W76/12; H10W76/161; H10W72/00; H10W72/50; H10W72/551; H10W72/552; H10W72/5522; H10W72/90; H10W72/931; H10W72/932; H10W74/00; H10W74/10; H10W90/00; H10W90/701; H10W90/721; H10W90/722; H10W90/751; H10W90/756; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49121

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 113 words
A method of producing a cavity package semiconductor device which reduces the stresses exerted by the packaging material on at least one integrated circuit chip and a chip attach pad, comprising the steps of: (a) mounting at least one integrated circuit chip on the chip attach pad of a leadframe; (b) bonding lead wires or interconnect leads to the inner ends of lead fingers which are part of the leadframe; (c) molding a package ring onto the lead fingers using a polymeric tape adhered to each lead finger as an internal dam bar in a manner such that a portion of each lead finger is gripped and surrounded by the package ring material.
Claim 2
Independent Claim 113 words
A method of producing a cavity package semiconductor device which reduces the stresses exerted by the packaging material on at least one integrated circuit chip and a chip attach pad, comprising the steps of: (a) mounting at least one integrated circuit chip on the chip attach pad of a leadframe; (b) bonding lead wires or interconnect leads to the inner ends of lead fingers which are part of the leadframe; (c) molding a package ring onto the lead fingers using a polymeric tape adhered to each lead finger as an internal dam bar in a manner such that a portion of each lead finger is gripped and surrounded by the package ring material.
Claim 3
Dependent Claim 42 words
The method of claim 1 wherein the package ring defines a main cavity in which the combination of the chip attach pad and the at least one integrated circuit chip is approximately centered without said ring mechanically touching the chip attach pad.
Claim 4
Dependent Claim 31 words
The method of claim 2 further including the step of injecting encapsulation gel within the main cavity to reduce the amount of moisture reaching the at least one integrated circuit chip.
Claim 5
Dependent Claim 42 words
The method of claim 2 or claim 3, further including the step of mounting and sealing an upper lid to the top of the package ring, and a lower lid to the bottom of the package ring, to seal the main cavity.
Claim 6
Dependent Claim 31 words
The method of claim 4 wherein the step of mounting the lids includes the step of positioning a sealing preform with each lid to affix the lids to the package ring.
Claim 7
Independent Claim 150 words
A method of producing a cavity package semiconductor device which reduces the stresses exerted by the packaging material on at least one integrated circuit chip and a chip attach pad, comprising the steps of: (a) mounting at least one integrated circuit chip on the chip attach pad of a leadframe; (b) bonding lead wires or interconnect leads to the inner ends of lead fingers which are part of the leadframe; (c) placing an adherent, ductile, deformable Polymer strip on the lead frame, completely surrounding the chip attach pad, contacting each lead finger in a position to be engaged by the mold used in forming the package ring; and (d) clamping the mold on said polymer strip to cause said strip to be deformed, such that the open area between adjacent leads is substantially filled by said polymer to prevent the package resin from entering the cavity surrounding said circuit chip.
Claim 8
Independent Claim 150 words
A method of producing a cavity package semiconductor device which reduces the stresses exerted by the packaging material on at least one integrated circuit chip and a chip attach pad, comprising the steps of: (a) mounting at least one integrated circuit chip on the chip attach pad of a leadframe; (b) bonding lead wires or interconnect leads to the inner ends of lead fingers which are part of the leadframe; (c) placing an adherent, ductile, deformable Polymer strip on the lead frame, completely surrounding the chip attach pad, contacting each lead finger in a position to be engaged by the mold used in forming the package ring; and (d) clamping the mold on said polymer strip to cause said strip to be deformed, such that the open area between adjacent leads is substantially filled by said polymer to prevent the package resin from entering the cavity surrounding said circuit chip.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1995-04-21 1995-10-21 1996-04-21 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1999-04-21 1999-10-21 2000-04-21 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2003-04-21 2003-10-21 2004-04-21 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag