US5099417A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Data processing device with improved direct memory access
Assignee: Texas Instruments Inc
•
Filing: 1991-02-19
•
Granted: 1992-03-24
•
Expires: 2011-02-19
Abstract
Abstract A microcomputer is disclosed which is specifically designed for computation-intensive applications. The microcomputer contains on-chip RAM and ROM, and has peripheral ports for access of external memory and input/output functions. The microcomputer has a central processing unit with a floating-point multiplier in parallel with an arithmetic logic unit, and uses a plurality of registers as multiple accumulators. The central processing unit further contains two auxiliary arithmetic logic units, in parallel with one another, and which are each connected to a set address lines in a memory bus; the two auxiliary arithmetic logic units thus generate two separate memory addresses in parallel. The memory bus also contains one set of data lines, connected to the RAM and ROM, and to the central processing unit. The on-chip RAM and ROM are responsive to the two sets of address lines in time-multiplexed fashion to provide memory access via data lines twice per system clock cycle. A second memory bus is also connected to the on-chip RAM and ROM, and to the peripheral ports, so that access to one of the memory elements via said first memory bus can occur simultaneously with, and independently from, access to another of said memory elements via said second memory bus. The on-chip memory and external memory are all mapped into a single memory address space, which allows simultaneous program and data fetches via the two memory buses, or a program and data fetch during the same cycle using the first time-multiplexed bus. Memory-mapped input and output functions are performed by on-chip peripherals, which are connected to a peripheral bus connected to one of the peripheral ports of the microcomputer. The peripheral bus allows for substantial flexibility relative to the configuration of the microcomputer.
Inventors
- 👤 Surendar S. Magar
- 👤 James F. Potts
- 👤 Jerald G. Leach
- 👤 L. Ray Simar, Jr.
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 08:34
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/14; G06F13/20; G06F13/32
Claims Analysis
Total Claims: 32
Claim 1
Independent Claim
132 words
A data processing device, comprising: a memory bus for communicating address and data signals; a memory, connected to said memory bus, and comprising a plurality of addressable memory locations; an arithmetic logic unit, connected to said memory bus, for executing arithmetic and logical operations on data, said data received on said memory bus responsive to address signals presented by said arithmetic logic unit on said memory bus; a DMA bus, connected to said memory, for communicating address and data signals; and a DMA controller, connected to said DMA bus, for reading a first memory location addressable by an address corresponding to a source address, and for writing the contents of said first memory location to a second memory location, said second memory location addressable by an address corresponding to a destination address.
Claim 2
Dependent Claim
132 words
A data processing device, comprising: a memory bus for communicating address and data signals; a memory, connected to said memory bus, and comprising a plurality of addressable memory locations; an arithmetic logic unit, connected to said memory bus, for executing arithmetic and logical operations on data, said data received on said memory bus responsive to address signals presented by said arithmetic logic unit on said memory bus; a DMA bus, connected to said memory, for communicating address and data signals; and a DMA controller, connected to said DMA bus, for reading a first memory location addressable by an address corresponding to a source address, and for writing the contents of said first memory location to a second memory location, said second memory location addressable by an address corresponding to a destination address.
Claim 3
Dependent Claim
53 words
The data processing device of claim 1, further comprising: memory access logic, connected to said memory, to said memory bus, and to said DMA bus, for disconnecting said memory from one of said buses determined according to a predetermined priority responsive to said memory bus and said DMA bus concurrently addressing said memory.
Claim 4
Dependent Claim
118 words
The data processing device of claim 1, wherein said memory locations in said memory are addressed by address signals on said memory bus and said DMA bus having a value within a first set of addresses; and further comprising: a peripheral port, connected to said memory bus and to said DMA bus, for presenting address signals and for presenting and receiving data signals to and from external terminals of said data processing device, said peripheral port presenting only address signals on said external terminals having a value within a second set of addresses, said second set of addresses not overlapping said first set of addresses, so that access is provided to memory locations connected to said external terminals.
Claim 5
Dependent Claim
72 words
The data processing device of claim 3, further comprising: memory access logic, connected to said memory, to said memory bus, and to said DMA bus, for disconnecting said memory from one of said buses if the address signal presented by said memory bus and the address signal presented by said DMA bus are both within said first set of values, said disconnected one of said buses determined according to a predetermined priority.
Claim 6
Dependent Claim
69 words
The data processing device of claim 4, wherein said memory access logic is also connected to said peripheral port, and is for disconnecting said peripheral port from one of said buses if the address signal presented by said memory bus and the address signal presented by said DMA bus are both within said second set of values said disconnected one of said buses determined according to a predetermined priority.
Claim 7
Dependent Claim
108 words
The data processing device of claim 1, wherein said DMA controller comprises: a source address register for storing the address value of a first memory location; a destination address register for storing the address value of a second memory location; a data register for storing data; and control logic, for connecting said source address register and said data register to said DMA bus so that the contents of said first memory location are stored in said data register, and for connecting said destination address register and said data register to said DMA bus, so that the contents of said data register are written to said second memory location.
Claim 8
Dependent Claim
118 words
The data processing device of claim 6, wherein said memory locations in said memory are addressed by address signals on said memory bus and said DMA bus having a value within a first set of addresses; and further comprising: a peripheral port, connected to said memory bus and to said DMA bus, for presenting address signals and for presenting and receiving data signals to and from external terminals of said data processing device, said peripheral port presenting only address signals on said external terminals having a value within a second set of addresses, said second set of addresses not overlapping said first set of addresses, so that access is provided to memory locations connected to said external terminals.
Claim 9
Dependent Claim
72 words
The data processing device of claim 7, further comprising: memory access logic, connected to said memory, to said memory bus, and to said DMA bus, for disconnecting said memory from one of said buses if the address signal presented by said memory bus and the address signal presented by said DMA bus are both within said first set of values, said disconnected one of said buses determined according to a predetermined priority.
Claim 10
Dependent Claim
69 words
The data processing device of claim 8, wherein said memory access logic is also connected to said peripheral port, and is for disconnecting said peripheral port from one of said buses if the address signal presented by said memory bus and the address signal presented by said DMA bus are both within said second set of values said disconnected one of said buses determined according to a predetermined priority.
Claim 11
Dependent Claim
194 words
A data processing device, comprising: a memory bus for communicating address and data signals; a first memory, connected to said memory bus, and comprising a plurality of memory locations addressable by address signals having a value within a first set of addresses; a second memory, connected to said memory bus, and comprising a plurality of memory locations addressable by address signals having a value within a second set of addresses, said second set of addresses not overlapping any of the addresses in said first set of addresses; an arithmetic logic unit, connected to said memory bus, for executing arithmetic and logical operations on data, said data received on said memory bus responsive to address signals presented by said arithmetic logic unit on said memory bus; a DMA bus, connected to said first and said second memories, for communicating address and data signals; and a DMA controller, connected to said DMA bus, for reading a first memory location addressable by an address corresponding to a source address, and for writing the contents of said first memory location to a second memory location, said second memory location addressable by an address corresponding to a destination address.
Claim 12
Dependent Claim
194 words
A data processing device, comprising: a memory bus for communicating address and data signals; a first memory, connected to said memory bus, and comprising a plurality of memory locations addressable by address signals having a value within a first set of addresses; a second memory, connected to said memory bus, and comprising a plurality of memory locations addressable by address signals having a value within a second set of addresses, said second set of addresses not overlapping any of the addresses in said first set of addresses; an arithmetic logic unit, connected to said memory bus, for executing arithmetic and logical operations on data, said data received on said memory bus responsive to address signals presented by said arithmetic logic unit on said memory bus; a DMA bus, connected to said first and said second memories, for communicating address and data signals; and a DMA controller, connected to said DMA bus, for reading a first memory location addressable by an address corresponding to a source address, and for writing the contents of said first memory location to a second memory location, said second memory location addressable by an address corresponding to a destination address.
Claim 13
Dependent Claim
75 words
The data processing device of claim 10, further comprising: memory access logic, connected to said first memory, and to said memory bus and said DMA bus, for disconnecting said first memory from said one of said buses if the address signal presented by said memory bus and the address signal presented by said DMA bus are both within said first set of addresses, said disconnected one of said buses determined according to a predetermined priority.
Claim 14
Dependent Claim
75 words
The data processing device of claim 11, wherein said memory access logic is also connected to said second memory; and wherein said memory access logic is also for disconnecting said second memory from one of said buses if the address signal presented by said memory bus and the address signal presented by said DMA bus are both within said second set of addresses, said disconnected one of said buses determined according to a predetermined priority.
Claim 15
Dependent Claim
108 words
The data processing device of claim 11, wherein said DMA controller comprises: a source address register for storing the address value of a first memory location; a destination address register for storing the address value of a second memory location; a data register for storing data; and control logic, for connecting said source address register and said data register to said DMA bus so that the contents of said first memory location are stored in said data register, and for connecting said destination address register and said data register to said DMA bus, so that the contents of said data register are written to said second memory location.
Claim 16
Dependent Claim
125 words
The data processing device of claim 13, wherein said memory locations in said memory are addressed by address signals on said memory bus and said DMA bus having a value within a first set of addresses; and further comprising: a peripheral port, connected to said memory bus and to said DMA bus, for presenting address signals and for presenting and receiving data signals to and from external terminals of said data processing device, said peripheral port presenting only address signals on said external terminals having a value within a third set of addresses, said third set of addresses not overlapping either said first set of addresses or said second set of addresses, so that access is provided to memory locations connected to said external terminals.
Claim 17
Dependent Claim
69 words
The data processing device of claim 14, wherein said memory access logic is also connected to said peripheral port, and is for disconnecting said peripheral port from one of said buses if the address signal presented by said memory bus and the address signal presented by said DMA bus are both within said third set of addresses, said disconnected one of said buses determined according to a predetermined priority.
Claim 18
Dependent Claim
106 words
A single-chip microcomputer having external terminals and comprising: on-chip memory having memory sections having memory locations; direct memory access (DMA) controller means on-chip for communicating blocks of data between memory sections in said on-chip memory and to and from at least some of the external terminals of the microcomputer, said direct memory access controller means including a source address register and a destination address register; arithmetic logic means on-chip for communicating with said on-chip memory; and separate memory bus and DMA bus means respectively connecting both said arithmetic logic means and said direct memory access controller means with at least two sections of said on-chip memory.
Claim 19
Dependent Claim
106 words
A single-chip microcomputer having external terminals and comprising: on-chip memory having memory sections having memory locations; direct memory access (DMA) controller means on-chip for communicating blocks of data between memory sections in said on-chip memory and to and from at least some of the external terminals of the microcomputer, said direct memory access controller means including a source address register and a destination address register; arithmetic logic means on-chip for communicating with said on-chip memory; and separate memory bus and DMA bus means respectively connecting both said arithmetic logic means and said direct memory access controller means with at least two sections of said on-chip memory.
Claim 20
Dependent Claim
58 words
The single-chip microcomputer of claim 16 further comprising memory access logic means for permitting simultaneous access by said arithmetic logic means and said direct memory access controller means to different ones of said memory sections and for resolving attempted simultaneous access by said arithmetic logic means and said direct memory access controller means to the same memory section.
Claim 21
Dependent Claim
73 words
The single-chip microcomputer of claim 16 further comprising peripheral port means, connected to said memory bus and to said DMA bus, for presenting and receiving data signals to and from the external terminals and for presenting only address signals on said external terminals having a value within a further set of addresses not overlapping the addresses of the on-chip memory, so that access is provided to memory locations connected to said external terminals.
Claim 22
Dependent Claim
147 words
A data processing system comprising: a single-chip microcomputer having external terminals and including on-chip memory having memory sections having memory locations, a direct memory access (DMA) controller on-chip to communicate blocks of data between memory sections in said on-chip memory and to and from at least some of the external terminals of said microcomputer, said direct memory access controller including a source address register and a destination address register, said microcomputer also including an arithmetic logic unit on-chip, and separate memory bus and DMA bus, said memory bus and said DMA bus respectively connecting said arithmetic logic unit and said direct memory access controller with at least two sections of said on-chip memory; and external memory connected to the external terminals, said microcomputer further including control circuitry connected to said memory bus, to said DMA bus and to said external terminals providing access to said external memory.
Claim 23
Dependent Claim
147 words
A data processing system comprising: a single-chip microcomputer having external terminals and including on-chip memory having memory sections having memory locations, a direct memory access (DMA) controller on-chip to communicate blocks of data between memory sections in said on-chip memory and to and from at least some of the external terminals of said microcomputer, said direct memory access controller including a source address register and a destination address register, said microcomputer also including an arithmetic logic unit on-chip, and separate memory bus and DMA bus, said memory bus and said DMA bus respectively connecting said arithmetic logic unit and said direct memory access controller with at least two sections of said on-chip memory; and external memory connected to the external terminals, said microcomputer further including control circuitry connected to said memory bus, to said DMA bus and to said external terminals providing access to said external memory.
Claim 24
Independent Claim
70 words
A method of operating a data processing device having a memory having areas and comprising the steps of: directly accessing one area of the memory to transfer blocks of data between areas of the memory via a DMA bus; and simultaneously accessing a different area of the memory via a memory bus to read data, executing arithmetic operations thereon, and writing data back via said memory bus to the memory.
Claim 25
Independent Claim
70 words
A method of operating a data processing device having a memory having areas and comprising the steps of: directly accessing one area of the memory to transfer blocks of data between areas of the memory via a DMA bus; and simultaneously accessing a different area of the memory via a memory bus to read data, executing arithmetic operations thereon, and writing data back via said memory bus to the memory.
Claim 26
Dependent Claim
24 words
The method of claim 20 further comprising the step of simultaneously controlling a peripheral port to transfer data between the memory and peripheral means.
Claim 27
Dependent Claim
26 words
The method of claim 21 further comprising the step of arbitrating accesses by the memory bus and DMA bus to the same area of the memory.
Claim 28
Dependent Claim
81 words
A microcomputer system comprising: a memory bus; a direct memory access (DMA) bus; a peripheral port; a memory having memory locations; a DMA controller for bidirectionaly transferring data between the memory and the peripheral port via the DMA bus; and a central processing unit, comprising: an arithmetic logic unit connected to the memory for performing an arithmetic instruction on the data via the memory bus; and a controller circuit for bidirectionally transferring data between the memory and the arithmetic logic unit.
Claim 29
Dependent Claim
81 words
A microcomputer system comprising: a memory bus; a direct memory access (DMA) bus; a peripheral port; a memory having memory locations; a DMA controller for bidirectionaly transferring data between the memory and the peripheral port via the DMA bus; and a central processing unit, comprising: an arithmetic logic unit connected to the memory for performing an arithmetic instruction on the data via the memory bus; and a controller circuit for bidirectionally transferring data between the memory and the arithmetic logic unit.
Claim 30
Dependent Claim
24 words
The microcomputer system of claim 23, wherein said peripheral port is accessible with address values not overlapping with address values for addressing the memory.
Claim 31
Dependent Claim
58 words
The microcomputer system of claim 23, wherein said DMA controller further comprises: a set of addressable registers for reading a first memory location by an address corresponding to a source address, and for writing the contents of said first memory location to a second memory location, said second memory location having an address corresponding to a destination address.
Claim 32
Dependent Claim
56 words
The microcomputer system of claim 23, wherein said memory has memory sections and said controller circuit further comprises: memory access logic for disconnecting the memory from the memory bus or the DMA bus determined according to a predetermined priority responsive to the memory bus and the DMA bus concurrently accessing the same section of the memory.
References Cited (Backward Citations)
US3757306A
Cited
US4074351A
Cited
US4245301A
Cited
US4314333A
Cited
US4514808A
Cited
US4263648A
Cited
US4558412A
Cited
US4371926A
Cited
US4348720A
Cited
US4527237A
Cited
US4424565A
Cited
US4543644A
Cited
US4564900A
Cited
US4577282A
Cited
US4528626A
Cited
US4688166A
Cited
US4648029A
Cited
US4716523A
Cited
US4797853A
Cited
US4782439A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-03-24 | 1995-09-23 | 1996-03-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-03-24 | 1999-09-23 | 2000-03-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-03-24 | 2003-09-23 | 2004-03-24 | $7700.00 | Window Closed / Lapsed |