Patent US5099149A successfully refreshed from Google Patents.
US5099149A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Programmable integrated circuit
Assignee: Nokia Bell Labs
•
Filing: 1990-12-19
•
Granted: 1992-03-24
•
Expires: 2010-12-19
Abstract
Abstract A programmable circuit uses antifuse to program the circuit with the antifuses located not in the logic path but located so they control the voltage applied to the gate electrode of a transistor located in the logic path.
Inventors
- 👤 Bill W. Smith
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 13:23
CPC Classifications
G; G11; G11C; G11C17/00; G11C17/14; G11C17/18
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
124 words
A programmable integrated circuit comprising first and second pluralities of transistors, each having gate, source and drain electrodes; column and row address select switches, said gates of said first and said second pluralities being connected to said column and row address select switches, respectively; a plurality of programmable circuits, each circuit being connected to the source/drain of one transistor of said first plurality of one transistor and of one transistor of one transistor of said second plurality; each circuit comprising a transistor having gate, source and drain electrodes, first and second programmable elements connected in series, said gate electrode being connected to the common connection of said first and second programmable elements, and said source and drain electrodes being connected to the logic path.
Claim 2
Dependent Claim
124 words
A programmable integrated circuit comprising first and second pluralities of transistors, each having gate, source and drain electrodes; column and row address select switches, said gates of said first and said second pluralities being connected to said column and row address select switches, respectively; a plurality of programmable circuits, each circuit being connected to the source/drain of one transistor of said first plurality of one transistor and of one transistor of one transistor of said second plurality; each circuit comprising a transistor having gate, source and drain electrodes, first and second programmable elements connected in series, said gate electrode being connected to the common connection of said first and second programmable elements, and said source and drain electrodes being connected to the logic path.
Claim 3
Dependent Claim
16 words
A programmable integrated circuit as recited in claim 1 in which said programmable elements comprises antifuses.
Claim 4
Dependent Claim
23 words
A programmable integrated circuit as recited in claim 2 further comprising a resistor connected between said gate and drain electrodes of said transistor.
Claim 5
Dependent Claim
32 words
A programmable integrated circuit as recited in claim 2 further comprising a plurality of logic paths running through said transistors and being connected to said source and drain electrodes of said transistors.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-03-24 | 1995-09-23 | 1996-03-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-03-24 | 1999-09-23 | 2000-03-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-03-24 | 2003-09-23 | 2004-03-24 | $7700.00 | Window Closed / Lapsed |