Patent US5097318A successfully refreshed from Google Patents.
US5097318A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor package and computer using it
Assignee: Hitachi Ltd
•
Filing: 1989-04-03
•
Granted: 1992-03-17
•
Expires: 2009-04-03
Abstract
Abstract A cavity-down type package for a semiconductor device comprises an insulating base substrate on which the semiconductor device and another insulating cap substrate with plural outer connection terminals on its outer surface and with electrodes provided on conductive layers for electric conduction on its inner surface. The electrodes on the insulating base substrate and those on the insulating cap substrate are connected with each other by using conductive material such as bumps.
Inventors
- 👤 Akira Tanaka
- 👤 Kazuji Yamada
- 👤 Hirokazu Inoue
- 👤 Hideo Arakawa
- 👤 Masahide Okamoto
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 08:44
CPC Classifications
H; H10; H10W; H10W70/00; H10W70/60; H10W40/00; H10W40/40; H10W40/43; H10W70/62; H10W70/65; H10W70/67; H10W70/68; H10W70/685; H10W76/00; H10W76/10; H10W76/12; H10W76/15; H10W76/157; H10W72/00; H10W72/50; H10W72/551; H10W72/552; H10W72/5522; H10W72/5524; H10W72/5525; H10W72/851; H10W72/874; H10W72/884; H10W74/00; H10W90/00; H10W90/701; H10W90/731; H10W90/734; H10W90/751; H10W90/754
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
160 words
A semiconductor package comprising: an insulating base substrate on which a semiconductor device is mounted and wherein wiring layers are mounted on a surface of the insulating base substrate, said wiring layers having electrodes, no wiring being formed within said base substrate; an insulating cap substrate sealing said semiconductor device and the wiring layers so as to protect them from the atmosphere, and wherein said semiconductor device is located in a cavity formed in at least one of the base substrate and the cap substrate; terminals for outer connection provided on the outer surface of said insulating cap substrate; electrodes provided on the inner surface of said insulating cap substrate, which are electrically connected with said terminals with a minimum distance for outer connection; and conductive members connecting the electrodes of said wiring layers on the insulating base substrate with said electrodes provided on the inner surface of said cap substrate, whereby the package has a high transmission speed characteristic.
Claim 2
Dependent Claim
160 words
A semiconductor package comprising: an insulating base substrate on which a semiconductor device is mounted and wherein wiring layers are mounted on a surface of the insulating base substrate, said wiring layers having electrodes, no wiring being formed within said base substrate; an insulating cap substrate sealing said semiconductor device and the wiring layers so as to protect them from the atmosphere, and wherein said semiconductor device is located in a cavity formed in at least one of the base substrate and the cap substrate; terminals for outer connection provided on the outer surface of said insulating cap substrate; electrodes provided on the inner surface of said insulating cap substrate, which are electrically connected with said terminals with a minimum distance for outer connection; and conductive members connecting the electrodes of said wiring layers on the insulating base substrate with said electrodes provided on the inner surface of said cap substrate, whereby the package has a high transmission speed characteristic.
Claim 3
Dependent Claim
128 words
A semiconductor package comprising: an insulating base substrate on which a semiconductor device is mounted and on which wiring layers are mounted so as to extend along a surface of the base substrate, no wiring being formed within said base substrate; an insulating cap substrate sealing said semiconductor device and the wiring layers so as to protect them from the atmosphere; and electrodes provided on said wiring layers so as to connect with minimum distance with terminals provided on said insulating cap substrate for outer connection, said electrodes having patterns corresponding to the terminals of said insulating cap substrate and said electrodes including a plurality of columns of electrodes regularly arranged on said wiring layers of the base substrate, whereby the package has a high temperature speed characteristic.
Claim 4
Dependent Claim
128 words
A semiconductor package comprising: an insulating base substrate on which a semiconductor device is mounted and on which wiring layers are mounted so as to extend along a surface of the base substrate, no wiring being formed within said base substrate; an insulating cap substrate sealing said semiconductor device and the wiring layers so as to protect them from the atmosphere; and electrodes provided on said wiring layers so as to connect with minimum distance with terminals provided on said insulating cap substrate for outer connection, said electrodes having patterns corresponding to the terminals of said insulating cap substrate and said electrodes including a plurality of columns of electrodes regularly arranged on said wiring layers of the base substrate, whereby the package has a high temperature speed characteristic.
Claim 5
Dependent Claim
123 words
A semiconductor package comprising: an insulating base substrate on which a semiconductor device is mounted and on which wiring layers are mounted, no wiring being formed within said base substrate; an insulating cap substrate sealing said semiconductor device and the wiring layers so as to protect them from the atmosphere, said semiconductor device being located in a cavity formed in at least one of the base and cap substrates; and said wiring layers being arranged with different lengths and at regular intervals, a plurality of columns thereof being regularly arranged, and said wiring layers being connected with minimum distance with terminals for outer connection provided on the outer surface of the insulating cap substrate whereby the package has a high transmission speed characteristic.
Claim 6
Dependent Claim
123 words
A semiconductor package comprising: an insulating base substrate on which a semiconductor device is mounted and on which wiring layers are mounted, no wiring being formed within said base substrate; an insulating cap substrate sealing said semiconductor device and the wiring layers so as to protect them from the atmosphere, said semiconductor device being located in a cavity formed in at least one of the base and cap substrates; and said wiring layers being arranged with different lengths and at regular intervals, a plurality of columns thereof being regularly arranged, and said wiring layers being connected with minimum distance with terminals for outer connection provided on the outer surface of the insulating cap substrate whereby the package has a high transmission speed characteristic.
Claim 7
Dependent Claim
145 words
A semiconductor package comprising: an insulating base substrate on which a semiconductor device is mounted and on which wiring layers are mounted so as to extend along a surface of the base substrate, no wiring being formed within said base substrate, and electrodes being provided on said wiring layers; p1 an insulating cap substrate sealing said semiconductor device and the wiring layers with electrodes so as to protect them from the atmosphere, said semiconductor device being located in a cavity formed in at least one of the base and cap substrates, said insulating cap substrate including inner wiring; and connection pins bonded to said inner wiring formed within said cap substrate, said inner wiring being electrically connected to the electrodes on the wiring layers, and said inner wiring extending through said insulating cap with minimum distance whereby the package has a high transmission speed characteristic.
Claim 8
Dependent Claim
145 words
A semiconductor package comprising: an insulating base substrate on which a semiconductor device is mounted and on which wiring layers are mounted so as to extend along a surface of the base substrate, no wiring being formed within said base substrate, and electrodes being provided on said wiring layers; p1 an insulating cap substrate sealing said semiconductor device and the wiring layers with electrodes so as to protect them from the atmosphere, said semiconductor device being located in a cavity formed in at least one of the base and cap substrates, said insulating cap substrate including inner wiring; and connection pins bonded to said inner wiring formed within said cap substrate, said inner wiring being electrically connected to the electrodes on the wiring layers, and said inner wiring extending through said insulating cap with minimum distance whereby the package has a high transmission speed characteristic.
Claim 9
Dependent Claim
46 words
The semiconductor package according to claim 1, wherein the electrodes on the inner surface of the cap substrate are electrically connected with the terminals on the outer surface of the cap substrate by conductive layers made by filling conductive paste in through-holes provided within said cap.
Claim 10
Dependent Claim
28 words
The semiconductor package according to claim 2, wherein said wiring layers are arranged with different lengths and at regular intervals, a plurality of columns thereof being regularly arranged.
Claim 11
Dependent Claim
23 words
The semiconductor package according to claim 1, wherein said wiring layers are provided on a resin layer formed on the insulating base substrate.
Claim 12
Dependent Claim
23 words
The semiconductor package according to claim 2, wherein said wiring layers are provided on a resin layer formed on the insulating base substrate.
References Cited (Backward Citations)
JPS5732661A
Cited
JPS5785244A
Cited
US4608592A
Cited
JPS59125641A
Cited
US4724472A
Cited
US4513355A
Cited
US4649417A
Cited
JPS6092644A
Cited
JPS60239044A
Cited
JPS60246656A
Cited
US4630096A
Cited
JPS60263450A
Cited
JPS60263451A
Cited
JPS616846A
Cited
US4827327A
Cited
JPS6221251A
Cited
US4695870A
Cited
JPS62261129A
Cited
US4866507A
Cited
US4868638A
Cited
US4807019A
Cited
JPS6489350A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-03-17 | 1995-09-16 | 1996-03-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-03-17 | 1999-09-16 | 2000-03-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-03-17 | 2003-09-16 | 2004-03-17 | $7700.00 | Window Closed / Lapsed |