US5093281A
Expired / Lapsed
US
⏱️ 0.0 years remaining
method for manufacturing semiconductor devices
Assignee: Mitsubishi Electric Corp
•
Filing: 1989-04-06
•
Granted: 1992-03-03
•
Expires: 2009-04-06
Abstract
Abstract In a method for manufacturing semiconductor devices, to a case main body are bonded leads each having an inner end on the inner side of a side edge of the case main body and an outer end on the outer side of the side edge. A semiconductor chip is electrically connected to the inner ends of the leads on the case main body. Subsequently, a lid is adhesively bonded to the case main body. Accordingly, it is possible to reduce the total time period required to manufacture each semiconductor device and to enhance the reliability and yield of semiconductor devices.
Inventors
- 👤 Taizo Eshima
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 11:42
CPC Classifications
H; H10; H10W; H10W76/00; H10W76/40; H10W95/00; H10W72/00; H10W72/071; H10W72/073; H10W72/075; H10W72/50; H10W72/551; H10W72/552; H10W72/851; H10W72/874; H10W72/884; H10W90/00; H10W90/701; H10W90/731; H10W90/736; H10W90/751; H10W90/756; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49121
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
101 words
A method for manufacturing a packaged semiconductor device comprising sequentially: integrally molding an electrically insulating resin case including side walls and a bottom wall with a lead frame including a plurality of leads, each lead having an inner end disposed within the resin case proximate the bottom wall and an outer end disposed outside the resin case; placing a semiconductor chip including a plurality of electrodes within the resin case with the electrodes in electrical and mechanical contact with respective inner leads; and bonding a resin lid to the side walls to close the resin case with the semiconductor chip therein.
Claim 2
Independent Claim
101 words
A method for manufacturing a packaged semiconductor device comprising sequentially: integrally molding an electrically insulating resin case including side walls and a bottom wall with a lead frame including a plurality of leads, each lead having an inner end disposed within the resin case proximate the bottom wall and an outer end disposed outside the resin case; placing a semiconductor chip including a plurality of electrodes within the resin case with the electrodes in electrical and mechanical contact with respective inner leads; and bonding a resin lid to the side walls to close the resin case with the semiconductor chip therein.
Claim 3
Dependent Claim
37 words
The method of claim 1 including, after placing the semiconductor chip within the resin case, applying pressure to the semiconductor chip in the direction of the bottom wall to bond the electrodes to the respective inner leads.
Claim 4
Dependent Claim
33 words
The method of claim 1 wherein the inner ends include projections including placing the semiconductor chip in the resin case with the electrodes in registration and electrical and mechanical contact with respective projections.
Claim 5
Dependent Claim
58 words
The method of claim 3 including, before bonding the resin lid to the resin case, placing a spring on the semiconductor chip within the resin case and placing the resin lid on the resin case compressing the spring, thereby urging the electrodes into contact with the respective projections, and thereafter bonding the resin lid to the side walls.
Claim 6
Dependent Claim
26 words
The method of claim 1 including integrally molding the resin case and the lead frame with the leads penetrating the side walls of the resin case.
References Cited (Backward Citations)
US3740618A
Cited
US3706840A
Cited
US3686541A
Cited
US3793474A
Cited
US3992617A
Cited
US4326214A
Cited
US4298883A
Cited
US4523371A
Cited
JPS57133643A
Cited
JPS5889851A
Cited
JPS58121633A
Cited
JPS5998538A
Cited
JPS6055633A
Cited
JPS6077432A
Cited
JPS6080256A
Cited
JPS61144834A
Cited
US4552267A
Cited
US4741787A
Cited
US4701999A
Cited
JPS6381961A
Cited
JPS63237728A
Cited
JPS63287041A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-03-03 | 1995-09-02 | 1996-03-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-03-03 | 1999-09-02 | 2000-03-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-03-03 | 2003-09-02 | 2004-03-03 | $7700.00 | Window Closed / Lapsed |