Patent US5089862A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5089862A Expired / Lapsed US ⏱️ 0.0 years remaining

Monocrystalline three-dimensional integrated circuit

Assignee: Individual
•
Filing: 1989-11-30
•
Granted: 1992-02-18
•
Expires: 2009-11-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A monocrystalline monolith contains a 3-D array of interconnected lattice-matched devices (which may be of one kind exclusively, or that kind in combination with one or more other kinds) performing digital, analog, image-processing, or neural-network functions, singly or in combination. Localized inclusions of lattice-matched metal and (or) insulator can exist in the monolith, but monolith-wide layers of insulator are avoided. The devices may be self-isolated, junction-isolated, or insulator-isolated, and may include but not be limited to MOSFETs, BJTs, JFETs, MFETs, CCDs, resistors, and capacitors. The monolith is fabricated in a single apparatus using a process such as MBE or sputter epitaxy executed in a continuous or quasicontinuous manner under automatic control, and supplanting hundreds of discrete steps with handling and storage steps interpolated. "Writing" on the growing crystal is done during crystal growth by methods that may include but not be limited to ion beams, laser beams, patterned light exposures, and physical masks. The interior volume of the fabrication apparatus is far cleaner and more highly controlled than that of a clean room. The apparatus is highly replicated and is amenable to mass production. The product has unprecedented volumetric function density, and high performance stems from short signal paths, low parasitic loading, and 3-D architecture. High reliability stems from contamination-free fabrication, small signal-arrival skew, and generous noise margins. Economy stems from mass-produced factory apparatus, automatic IC manufacture, and high IC yield. Among the IC products are fast and efficient memories with equally fast and efficient error-correction abilities, crosstalk-free operational amplifiers, and highly paralleled and copiously interconnected neural networks.

Inventors

  • 👤 Raymond M. Warner, Jr.
  • 👤 Ronald D. Schrimpf
  • 👤 Alfons Tuszynski

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 11:07
CPC Classifications
H; H10; H10W; H10W15/00; H10D; H10D30/00; H10D30/80; H10D30/83; H10D84/00; H10D84/01; H10D84/02; H10D84/03; H10D84/038; H10D88/00; H10D88/01; H10W10/00; H10W10/01; H10W10/031; H10W10/30; H10W15/01

Claims Analysis

Total Claims: 61
Claim 1
Independent Claim 35 words
An electronic memory system comprising a three-dimensional array of memory cells within a monolith, said monolith being substantially monocrystalline and having parts that are substantially lattice-matched, and said array comprising at least one 3-D MOSFET.
Claim 2
Dependent Claim 35 words
An electronic memory system comprising a three-dimensional array of memory cells within a monolith, said monolith being substantially monocrystalline and having parts that are substantially lattice-matched, and said array comprising at least one 3-D MOSFET.
Claim 3
Dependent Claim 19 words
Memory system of claim 1 wherein said MOSFET is a 3-D device of MOSFET-like topology having an inversion-layer channel.
Claim 4
Dependent Claim 21 words
Memory system of claim 1 wherein said MOSFET is a 3-D device of MOSFET-like topology having one or more quantum-well channels.
Claim 5
Dependent Claim 64 words
Memory system of claim 1 comprising at least one material from the following group: a. silicon; b. germanium; c. diamond; d. silicon carbide; e. aluminum antimonide; f. boron phosphide; g. gallium arsenide; h. gallium aluminum arsenide; i. gallium phosphide; j. indium phosphide; k. cadmium sulfide; l. cadmium selenide; m. cadmium telluride; n. zinc oxide; o. zinc sulfide; p. monocrystalline insulator; and, q. monocrystalline metal.
Claim 6
Dependent Claim 36 words
Memory system of claim 1 wherein at least one buried memory cell is directly connected only to other buried memory cells, and is not directly connected through a nodeless path to any surface of the monolith.
Claim 7
Dependent Claim 27 words
Memory system of claim 1 wherein parity checking along two intersecting paths permits the identification of a memory fault located at the cell where the intersection occurs.
Claim 8
Dependent Claim 29 words
Memory system of claim 1 wherein the memory cells are located at the points of a space lattice that is defined by three primitive vectors that are mutually orthogonal.
Claim 9
Dependent Claim 38 words
Memory system of claim 1 wherein the memory cells are located at the points of a space lattice that is defined by three primitive vectors, with at least one of said primitive vectors nonorthogonal to the other two.
Claim 10
Dependent Claim 20 words
Memory system of claim 1 wherein it is possible to transfer data simultaneously into a plane, or a rectangular field.
Claim 11
Dependent Claim 12 words
Memory system of claim 9 wherein the data transfer is accomplished optically.
Claim 12
Dependent Claim 21 words
Memory system of claim 1 wherein it is possible to transfer data simultaneously out of a plane, or a rectangular field.
Claim 13
Dependent Claim 12 words
Memory system of claim 11 wherein the data transfer is accomplished optically.
Claim 14
Dependent Claim 30 words
Memory system of claim 1 wherein it is possible to transfer data simultaneously into a plane, or a rectangular field, and possible to transfer data simultaneously out of another plane.
Claim 15
Dependent Claim 12 words
Memory system of claim 13 wherein the data transfer is accomplished optically.
Claim 16
Dependent Claim 19 words
Memory system of claim 1 wherein noise margins and logic swings are tailored to desired values by circuit-design methods.
Claim 17
Dependent Claim 35 words
An electronic digital logic system comprising a three-dimensional array of gates within a monolith, said monolith being substantially monocrystalline and having parts that are substantially lattice-matched, and said array comprising at least one 3-D MOSFET.
Claim 18
Dependent Claim 35 words
An electronic digital logic system comprising a three-dimensional array of gates within a monolith, said monolith being substantially monocrystalline and having parts that are substantially lattice-matched, and said array comprising at least one 3-D MOSFET.
Claim 19
Dependent Claim 20 words
Digital logic system of claim 16 wherein said MOSFET is a 3-D device of MOSFET-like topology having an inversion-layer channel.
Claim 20
Dependent Claim 22 words
Digital logic system of claim 16 wherein said MOSFET is a 3-D device of MOSFET-like topology having one or more quantum-well channels.
Claim 21
Dependent Claim 66 words
Digital logic system of claim 16 comprising at least one material from the following group: a. silicon; b. germanium; c. diamond; d. silicon carbide; e. aluminum antimonide; f. boron phosphide; g. gallium arsenide; h. gallium aluminum arsenide; i. gallium phosphide; j. indium phosphide; k. cadmium sulfide; l. cadmium selenide; m. cadmium telluride; n. zinc oxide; and, o. zinc sulfide. p. monocrystalline insulator; and, q. monocrystalline metal.
Claim 22
Dependent Claim 37 words
Digital logic system of claim 16 wherein at least one buried logic gate is directly connected only to other buried logic gates, and is not directly connected through a nodeless path to any surface of the monolith.
Claim 23
Dependent Claim 30 words
Digital logic system of claim 16 wherein the logic gates are located at the points of a space lattice that is defined by three primitive vectors that are mutually orthogonal.
Claim 24
Dependent Claim 39 words
Digital logic system of claim 16 wherein the logic gates are located at the points of a space lattice that is defined by three primitive vectors, with at least one of said primitive vectors nonorthogonal to the other two.
Claim 25
Dependent Claim 21 words
Digital logic system of claim 16 wherein it is possible to transfer data simultaneously into a plane, or a rectangular field.
Claim 26
Dependent Claim 13 words
Digital logic system of claim 23 wherein the data transfer is accomplished optically.
Claim 27
Dependent Claim 22 words
Digital logic system of claim 16 wherein it is possible to transfer data simultaneously out of a plane, or a rectangular field.
Claim 28
Dependent Claim 13 words
Digital logic system of claim 25 wherein the data transfer is accomplished optically.
Claim 29
Dependent Claim 31 words
Digital logic system of claim 16 wherein it is possible to transfer data simultaneously into a plane, or a rectangular field, and possible to transfer data simultaneously out of another plane.
Claim 30
Dependent Claim 13 words
Digital logic system of claim 27 wherein the data transfer is accomplished optically.
Claim 31
Dependent Claim 20 words
Digital logic system of claim 16 wherein noise margins and logic swings are tailored to desired values by circuit-design methods.
Claim 32
Dependent Claim 33 words
Analog electronic system comprising a three-dimensional array of devices within a monolith, said monolith being substantially monocrystalline and having parts that are substantially lattice-matched, and said array comprising at least one 3-D MOSFET.
Claim 33
Dependent Claim 33 words
Analog electronic system comprising a three-dimensional array of devices within a monolith, said monolith being substantially monocrystalline and having parts that are substantially lattice-matched, and said array comprising at least one 3-D MOSFET.
Claim 34
Dependent Claim 20 words
Analog electronic system of claim 30 wherein said MOSFET is a 3-D device of MOSFET-like topology having an inversion-layer channel.
Claim 35
Dependent Claim 22 words
Analog electronic system of claim 30 wherein said MOSFET is a 3-D device of MOSFET-like topology having one or more quantum-well channels.
Claim 36
Dependent Claim 66 words
Analog electronic system of claim 30 comprising at least one material from the following group: a. silicon; b. germanium; c. diamond; d. silicon carbide; e. aluminum antimonide; f. boron phosphide; g. gallium arsenide; h. gallium aluminum arsenide; i. gallium phosphide; j. indium phosphide; k. cadmium sulfide; l. cadmium selenide; m. cadmium telluride; n. zinc oxide; and, o. zinc sulfide. p. monocrystalline insulator; and, q. monocrystalline metal.
Claim 37
Dependent Claim 37 words
Analog electronic system of claim 30 wherein at least one buried analog device is directly connected only to other buried analog devices, and is not directly connected through a nodeless path to any surface of the monolith.
Claim 38
Dependent Claim 21 words
Analog electronic system of claim 30 wherein it is possible to transfer data simultaneously into a plane, or a rectangular field.
Claim 39
Dependent Claim 13 words
Analog electronic system of claim 35 wherein the data transfer is accomplished optically.
Claim 40
Dependent Claim 22 words
Analog electronic system of claim 30 wherein it is possible to transfer data simultaneously out of a plane, or a rectangular field.
Claim 41
Dependent Claim 13 words
Analog electronic system of claim 37 wherein the data transfer is accomplished optically.
Claim 42
Dependent Claim 31 words
Analog electronic system of claim 30 wherein it is possible to transfer data simultaneously into a plane, or a rectangular field, and possible to transfer data simultaneously out of another plane.
Claim 43
Dependent Claim 13 words
Analog electronic system of claim 39 wherein the data transfer is accomplished optically.
Claim 44
Dependent Claim 84 words
An electronic system comprising a three-dimensional array of charge-coupled devices within a monolith that is substantially monocrystalline and whose parts are substantially lattice-matched, said array employing at least one material from the following group: a. silicon; b. germanium; c. diamond; d. silicon carbide; e. aluminum antimonide; f. boron phosphide; g. gallium arsenide; h. gallium aluminum arsenide; i. gallium phosphide; j. indium phosphide; k. cadmium sulfide; l. cadmium selenide; m. cadmium telluride; n. zinc oxide; o. zinc sulfide; p. monocrystalline insulator; and, q. monocrystalline metal.
Claim 45
Dependent Claim 84 words
An electronic system comprising a three-dimensional array of charge-coupled devices within a monolith that is substantially monocrystalline and whose parts are substantially lattice-matched, said array employing at least one material from the following group: a. silicon; b. germanium; c. diamond; d. silicon carbide; e. aluminum antimonide; f. boron phosphide; g. gallium arsenide; h. gallium aluminum arsenide; i. gallium phosphide; j. indium phosphide; k. cadmium sulfide; l. cadmium selenide; m. cadmium telluride; n. zinc oxide; o. zinc sulfide; p. monocrystalline insulator; and, q. monocrystalline metal.
Claim 46
Dependent Claim 61 words
An electronic memory system comprising a three-dimensional array of memory cells within a monolith, said monolith being substantially monocrystalline and having parts that are substantially lattice-matched, and said array comprising at least one component from the following group in at least one of said memory cells; a. an insulator-isolated 3-D BJT; b. a junction-isolated 3-D BJT; and, c. a merged FET.
Claim 47
Dependent Claim 61 words
An electronic memory system comprising a three-dimensional array of memory cells within a monolith, said monolith being substantially monocrystalline and having parts that are substantially lattice-matched, and said array comprising at least one component from the following group in at least one of said memory cells; a. an insulator-isolated 3-D BJT; b. a junction-isolated 3-D BJT; and, c. a merged FET.
Claim 48
Dependent Claim 60 words
An electronic digital logic system comprising a three-dimensional array of gates within a monolith, said monolith being substantially monocrystalline and having parts that are substantially lattice-matched, and said array comprising at least one component from the following group in at least one of said gates: a. an insulator-isolated 3-D BJT; b. a junction-isolated 3-D BJT; and, c. a merged FET.
Claim 49
Dependent Claim 60 words
An electronic digital logic system comprising a three-dimensional array of gates within a monolith, said monolith being substantially monocrystalline and having parts that are substantially lattice-matched, and said array comprising at least one component from the following group in at least one of said gates: a. an insulator-isolated 3-D BJT; b. a junction-isolated 3-D BJT; and, c. a merged FET.
Claim 50
Dependent Claim 70 words
Analog electronic system comprising a three-dimensional array of devices within a monolith, said monolith being substantially monocrystalline and having parts that are substantially lattice-matched, and said array comprising at least one component from the following group in at least one of said gates; a. an insulator-isolated 3-D BJT; b. a junction-isolated 3-D BJT; c. a merged FET; d. a 3-D resistor-capacitor differentiating circuit; and, e. a 3-D resistor-capacitor integrating circuit.
Claim 51
Dependent Claim 70 words
Analog electronic system comprising a three-dimensional array of devices within a monolith, said monolith being substantially monocrystalline and having parts that are substantially lattice-matched, and said array comprising at least one component from the following group in at least one of said gates; a. an insulator-isolated 3-D BJT; b. a junction-isolated 3-D BJT; c. a merged FET; d. a 3-D resistor-capacitor differentiating circuit; and, e. a 3-D resistor-capacitor integrating circuit.
Claim 52
Dependent Claim 214 words
A 3-D MOSFET comprising a substantially coplanar monocrystalline source and drain regions of a first conductivity type having edges nearest each other that are parallel and closely spaced; b. a thin layer of insulator extending from one of said edges to the other; c. a highly conductive, substantially monocrystalline gate region that is adjacent to the layer of insulator and that is matched to it in area, but that is spaced away from both source and drain regions by the layer of insulator; d. a substantially monocrystalline lattice-matched matrix of a second conductivity type substantially surrounding the 3-D MOSFET, providing the isolation that permits it to function in a 3-D integrated circuit; e. highly conductive, substantially monocrystalline electrical leads of a first conductivity type making independent electrical connections to the source, drain, and gate regions, and extending from them in order to connect the 3-D MOSFET into a circuit; f. a channel region connecting said source and drain regions and having a conductivity that is primarily controlled by gate-source voltage, and having conducting carriers that are primarily of the kind that are majority carriers in said source and drain regions; and, g. all of said constituents combining to create a buried, substantially monocrystalline, substantially lattice-matched, 3-D MOSFET that is useful in 3-D integrated circuits.
Claim 53
Dependent Claim 214 words
A 3-D MOSFET comprising a substantially coplanar monocrystalline source and drain regions of a first conductivity type having edges nearest each other that are parallel and closely spaced; b. a thin layer of insulator extending from one of said edges to the other; c. a highly conductive, substantially monocrystalline gate region that is adjacent to the layer of insulator and that is matched to it in area, but that is spaced away from both source and drain regions by the layer of insulator; d. a substantially monocrystalline lattice-matched matrix of a second conductivity type substantially surrounding the 3-D MOSFET, providing the isolation that permits it to function in a 3-D integrated circuit; e. highly conductive, substantially monocrystalline electrical leads of a first conductivity type making independent electrical connections to the source, drain, and gate regions, and extending from them in order to connect the 3-D MOSFET into a circuit; f. a channel region connecting said source and drain regions and having a conductivity that is primarily controlled by gate-source voltage, and having conducting carriers that are primarily of the kind that are majority carriers in said source and drain regions; and, g. all of said constituents combining to create a buried, substantially monocrystalline, substantially lattice-matched, 3-D MOSFET that is useful in 3-D integrated circuits.
Claim 54
Dependent Claim 212 words
A 3-D MOSFET comprising: a. substantially coplanar monocrystalline source and drain regions of a first conductivity type formed in a substantially monocrystalline region of a second conductivity type, said source and drain regions having edges nearest each other that are parallel and closely spaced; b. a thin layer of insulator extending from one of said edges to the other of said edges; c. a highly conductive, substantially monocrystalline gate region that is adjacent to the layer of insulator and, that is spaced away from both source and drain regions by the layer of insulator; d. a substantially monocrystalline lattice-matched matrix substantially surrounding the 3-D MOSFET providing the isolation function in a 3-D integrated circuit; e. highly conductive, substantially monocrystalline electrical leads making independent electrical connections to the source, drain, and gate regions, and extending therefrom in order to connect the 3-D MOSFET into a circuit; f. a channel region connecting said source and drain regions and having a conductivity that is primarily controlled by gate-source voltage, and having conducting carriers that are primarily of the kind that are majority carriers in said source and drain regions; and, g. all of said constituents combining to form a buried, substantially monocrystalline, substantially lattice-matched, 3-D MOSFET that is useful for use in 3-D integrated circuits.
Claim 55
Dependent Claim 212 words
A 3-D MOSFET comprising: a. substantially coplanar monocrystalline source and drain regions of a first conductivity type formed in a substantially monocrystalline region of a second conductivity type, said source and drain regions having edges nearest each other that are parallel and closely spaced; b. a thin layer of insulator extending from one of said edges to the other of said edges; c. a highly conductive, substantially monocrystalline gate region that is adjacent to the layer of insulator and, that is spaced away from both source and drain regions by the layer of insulator; d. a substantially monocrystalline lattice-matched matrix substantially surrounding the 3-D MOSFET providing the isolation function in a 3-D integrated circuit; e. highly conductive, substantially monocrystalline electrical leads making independent electrical connections to the source, drain, and gate regions, and extending therefrom in order to connect the 3-D MOSFET into a circuit; f. a channel region connecting said source and drain regions and having a conductivity that is primarily controlled by gate-source voltage, and having conducting carriers that are primarily of the kind that are majority carriers in said source and drain regions; and, g. all of said constituents combining to form a buried, substantially monocrystalline, substantially lattice-matched, 3-D MOSFET that is useful for use in 3-D integrated circuits.
Claim 56
Dependent Claim 84 words
An electronic system comprising a three-dimensional array of 3-D MOSFETs within a monolith that is substantially monocrystalline and whose parts are substantially lattice-matched, said array employing at least one material from the following group: a. silicon; b. germanium; c. diamond; d. silicon carbide; e. aluminum antimonide; f. boron phosphide; g. gallium arsenide; h. gallium aluminum arsenide; i. gallium phosphide; j. indium phosphide; k. cadmium sulfide; l. cadmium selenide; m. cadmium telluride; n. zinc oxide; o. zinc sulfide; p. monocrystalline insulator; and, q. monocrystalline metal.
Claim 57
Dependent Claim 84 words
An electronic system comprising a three-dimensional array of 3-D MOSFETs within a monolith that is substantially monocrystalline and whose parts are substantially lattice-matched, said array employing at least one material from the following group: a. silicon; b. germanium; c. diamond; d. silicon carbide; e. aluminum antimonide; f. boron phosphide; g. gallium arsenide; h. gallium aluminum arsenide; i. gallium phosphide; j. indium phosphide; k. cadmium sulfide; l. cadmium selenide; m. cadmium telluride; n. zinc oxide; o. zinc sulfide; p. monocrystalline insulator; and, q. monocrystalline metal.
Claim 58
Dependent Claim 85 words
An electronic system comprising a three-dimensional array of bipolar junction transistors within a monolith that is substantially monocrystalline and whose parts are substantially lattice-matched, said array employing at least one material from the following group: a. silicon; b. germanium; c. diamond; d. silicon carbide; e. aluminum antimonide; f. boron phosphide; g. gallium arsenide; h. gallium aluminum arsenide; i. gallium phosphide; j. indium phosphide; k. cadmium sulfide; l. cadmium selenide; m. cadmium telluride; n. zinc oxide; o. zinc sulfide; p. monocrystalline insulator; and, q. monocrystalline metal.
Claim 59
Dependent Claim 85 words
An electronic system comprising a three-dimensional array of bipolar junction transistors within a monolith that is substantially monocrystalline and whose parts are substantially lattice-matched, said array employing at least one material from the following group: a. silicon; b. germanium; c. diamond; d. silicon carbide; e. aluminum antimonide; f. boron phosphide; g. gallium arsenide; h. gallium aluminum arsenide; i. gallium phosphide; j. indium phosphide; k. cadmium sulfide; l. cadmium selenide; m. cadmium telluride; n. zinc oxide; o. zinc sulfide; p. monocrystalline insulator; and, q. monocrystalline metal.
Claim 60
Dependent Claim 86 words
An electronic system comprising a three-dimensional array of merged field-effect transistors within a monolith that is substantially monocrystalline and whose parts are substantially lattice-matched, said array of employing at least one material from the following group: a. silicon; b. germanium; c. diamond; d. silicon carbide; e. aluminum antimonide; f. boron phosphide; g. gallium arsenide; h. gallium aluminum arsenide; i. gallium phosphide; j. indium phosphide; k. cadmium sulfide; l. cadmium selenide; m. cadmium telluride; n. zinc oxide; o. zinc sulfide; p. monocrystalline insulator; and, q. monocrystalline metal.
Claim 61
Dependent Claim 86 words
An electronic system comprising a three-dimensional array of merged field-effect transistors within a monolith that is substantially monocrystalline and whose parts are substantially lattice-matched, said array of employing at least one material from the following group: a. silicon; b. germanium; c. diamond; d. silicon carbide; e. aluminum antimonide; f. boron phosphide; g. gallium arsenide; h. gallium aluminum arsenide; i. gallium phosphide; j. indium phosphide; k. cadmium sulfide; l. cadmium selenide; m. cadmium telluride; n. zinc oxide; o. zinc sulfide; p. monocrystalline insulator; and, q. monocrystalline metal.

References Cited (Backward Citations)

US4412239A Cited
US4638344A Cited
US4500905A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1995-02-17 1995-08-19 1996-02-18 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1999-02-17 1999-08-19 2000-02-18 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2003-02-17 2003-08-19 2004-02-18 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag