← Back to Patent Explorer
US5086238A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor supply incorporating internal power supply for compensating for deviation in operating condition and fabrication process conditions

Assignee: Renesas Technology Corp
•
Filing: 1990-11-05
•
Granted: 1992-02-04
•
Expires: 2010-11-05
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor integrated circuit includes a semiconductor chip, a power supply terminal provided on the semiconductor chip for receiving a voltage from an external power supply source, an internal circuit provided on the semiconductor chip, a power supply circuit provided on the senmiconductor chip for transforming an external power supply voltage received from the power supply terminal for supplying a source voltage resulting from the voltage transformation to the internal circuit. A control circuit provided on the semiconductor chip controls the power supply circuit, wherein the control circuit includes external power supply voltage detector and/or temperature detector and responds to the signal from the external power supply voltage detector by changing the power supply voltage to the internal circuit. Thus, the operating speed of the internal circuit is kept substantially constant.

Inventors

  • 👤 Takao Watanabe
  • 👤 Ryoichi Hori
  • 👤 Goro Kitsukawa
  • 👤 Yoshiki Kawajiri
  • 👤 Takayuki Kawahara
  • 👤 Kiyoo Itoh

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 12:33
CPC Classifications
G; G11; G11C; G11C5/00; G11C5/14; G11C5/147; H; H03; H03K; H03K19/00; H03K19/003; H03K19/00369; H03K19/00376; H03K19/00384; H03K19/01; H03K19/017; H03K19/01707; H03K2217/00; H03K2217/0036; Y; Y10; Y10S; Y10S323/00; Y10S323/907

Claims Analysis

Total Claims: 15
Claim 1
Independent Claim 83 words
A semiconductor circuit device comprising a load and an internal power supply circuit, said internal power supply circuit comprising: a reference voltage generator generating a first reference voltage from an external voltage; and means, provided between said reference voltage generator and the load, for converting said first reference voltage into an internal supply voltage, for supplying the internal supply voltage to said load and for buffering the change of current consumed in said load; wherein said reference voltage generator includes a band-gap generator.
Claim 2
Dependent Claim 83 words
A semiconductor circuit device comprising a load and an internal power supply circuit, said internal power supply circuit comprising: a reference voltage generator generating a first reference voltage from an external voltage; and means, provided between said reference voltage generator and the load, for converting said first reference voltage into an internal supply voltage, for supplying the internal supply voltage to said load and for buffering the change of current consumed in said load; wherein said reference voltage generator includes a band-gap generator.
Claim 3
Dependent Claim 15 words
A device according to claim 1, wherein said band-gap generator includes an NPN bipolar transistor.
Claim 4
Dependent Claim 16 words
A device according to claim 2, wherein said bipolar transistor is formed on a p-type substrate.
Claim 5
Dependent Claim 15 words
A device according to claim 1, wherein said means for buffering includes a differential amplifier.
Claim 6
Dependent Claim 40 words
A device according to claim 1, further comprising: an operation switch provided to control the internal power supply circuit between different power supply modes to the device in accordance with a stand-by state or an operating state of said load.
Claim 7
Dependent Claim 13 words
A device according to claim 1, wherein said load includes a CMOS circuit.
Claim 8
Dependent Claim 13 words
A device according to claim 1 wherein said load includes a Bi-CMOS circuit.
Claim 9
Dependent Claim 14 words
A device according to claim 5 wherein said load further includes a Bi-CMOS circuit.
Claim 10
Dependent Claim 18 words
A device according to claim 1, wherein said means for buffering includes a p-MOS circuit for its output.
Claim 11
Dependent Claim 23 words
A device according to claim 1, said first reference voltage is controlled relative to the temperature of the device and said external voltage.
Claim 12
Dependent Claim 40 words
A device according to claim 4, further comprising an operation switch provided to control the internal power supply circuit between different power supply modes to the device in accordance with a stand-by state or an operating state of said load.
Claim 13
Dependent Claim 15 words
A device according to claim 6 wherein said band-gap generator includes an NPN bipolar transistor.
Claim 14
Dependent Claim 16 words
A device according to claim 12 wherein said bipolar transistor is formed on a p-type substrate.
Claim 15
Dependent Claim 15 words
A device according to claim 6 wherein said means for buffering includes a differential amplifier.

References Cited (Backward Citations)

US4274014A Cited
US4358728A Cited
US4361797A Cited
US4473762A Cited
US4482985A Cited
US4430582A Cited
US4618788A Cited
US4616146A Cited
US4843265A Cited
US4806804A Cited
US4873673A Cited
US4791326A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1995-02-03 1995-08-05 1996-02-04 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1999-02-03 1999-08-05 2000-02-04 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2003-02-03 2003-08-05 2004-02-04 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag