← Back to Patent Explorer
US5084411A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor processing with silicon cap over Si1-x Gex Film

Assignee: HP Inc
•
Filing: 1988-11-29
•
Granted: 1992-01-28
•
Expires: 2008-11-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Improved devices with silicon to SiGe alloy heterojunctions are provided for in accordance with the following discoveries. X-ray topography and transmission electron microscopy were used to quantify misfit-dislocation spacings in as-grown Si 1-x Ge x films formed by Limited Reaction Processing (LRP), which is a chemical vapor deposition technique. These analysis techniques were also used to study dislocation formation during annealing of material grown by both LRP and by molecular beam epitaxy (MBE). The thickness at which misfit dislocations first appear in as-grown material was similar for both growth techniques. The thermal stability of capped and uncapped films was also investigated after rapid thermal annealing in the range of 625° to 1000° C. Significantly fewer misfit dislocations were observed in samples containing an epitaxial silicon cap. Some differences in the number of misfit dislocations generated in CVD and MBE films were observed after annealing uncapped layers at temperatures between 625° and 825° C.

Inventors

  • 👤 Stephen Laderman
  • 👤 Martin Scott
  • 👤 Theodore I. Kamins
  • 👤 Judy L. Hoyt
  • 👤 Clifford A. King
  • 👤 James F. Gibbons
  • 👤 David B. Noble

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 17:39
CPC Classifications
H; H10; H10P; H10P14/00; H10P14/20; H10P14/34; H10P14/3402; H10P14/3404; H10P14/3411; H10P14/24; H10P14/29; H10P14/2901; H10P14/2902; H10P14/2905; H10P14/32; H10P14/3202; H10P14/3204; H10P14/3211; Y; Y10; Y10S; Y10S148/00; Y10S148/015; Y10S438/00; Y10S438/902

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 61 words
A method comprising: obtaining a substrate; depositing a thin film of Silicon-Germanium alloy on said substrate so as to define a diode heterojunction therewith; capping said thin film with an epitaxial layer of silicon; and after said capping, adding and patterning at least one metallization layer using at least one processing step involving heating said thin film to above 600° C.
Claim 2
Independent Claim 61 words
A method comprising: obtaining a substrate; depositing a thin film of Silicon-Germanium alloy on said substrate so as to define a diode heterojunction therewith; capping said thin film with an epitaxial layer of silicon; and after said capping, adding and patterning at least one metallization layer using at least one processing step involving heating said thin film to above 600° C.
Claim 3
Dependent Claim 28 words
A method as recited in claim 1 wherein said alloy is characterized by the formula Si 1-X Ge X , where x is between about 0.15 and 0.21.
Claim 4
Dependent Claim 23 words
A method as recited in claim 1 wherein the thickness of said thin film is between about 50 nanometers and about 200 nanometers.

References Cited (Backward Citations)

US4392297A Cited
US4529455A Cited
US4861393A Cited
JPS61105832A Cited
US4843028A Cited
US4879256A Cited
JPS6314418A Cited
US4771013A Cited
US4859626A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1995-01-27 1995-07-29 1996-01-28 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1999-01-27 1999-07-29 2000-01-28 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2003-01-27 2003-07-29 2004-01-28 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag