Patent US5079455A successfully refreshed from Google Patents.
US5079455A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Surge current-limiting circuit for a large-capacitance load
Assignee: Astec International Ltd
•
Filing: 1990-07-11
•
Granted: 1992-01-07
•
Expires: 2010-07-11
Abstract
Abstract A circuit for limiting switch-on surge current to a load including a large capacitance includes a MOSFET whose controlled path is connected in series with the capacitance across power supply terminals. A resistor and a capacitor, having a relatively small capacitance, are also connected in series with the controlled path, and a junction between the resistor and capacitor is connected to a gate of the MOSFET via a further resistor to provide a negative feedback path for charging the load capacitance with a constant current when power is applied. A further capacitor prevents initial turn-on of the MOSFET, and a zener diode limits the gate voltage. An alternative arrangement using a differential amplifier is described. The resistive part of the load can be connected in parallel with the load capacitance, or to the power supply terminals for which it can be separately switched in dependence upon the gate voltage.
Inventors
- 👤 Lory N. McCafferty
- 👤 Raymond K. Orr
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 10:39
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/08; H03K17/082; H03K17/0822; H03K17/16; H03K17/161; H03K17/165; H03K17/166; Y; Y10; Y10S; Y10S323/00; Y10S323/908
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
125 words
A current limiting circuit for a load including a large capacitance (12), comprising: two terminals (+, -) for connection to a power source; a transistor (14) having a controlled path and a high impedance control input; a resistor (16); a capacitor (20) having a capacitance much less than the load capacitance, the resistor, capacitor, and controlled path of the transistor being connected in series between the two terminals; means for connecting the load capacitance in parallel with the series-connected resistor and capacitor; and control means coupled between a junction between the series-connected resistor and capacitor and the control input of the transistor for controlling the transistor to supply a substantially constant current to the load capacitance in response to power being supplied to the terminals.
Claim 2
Dependent Claim
125 words
A current limiting circuit for a load including a large capacitance (12), comprising: two terminals (+, -) for connection to a power source; a transistor (14) having a controlled path and a high impedance control input; a resistor (16); a capacitor (20) having a capacitance much less than the load capacitance, the resistor, capacitor, and controlled path of the transistor being connected in series between the two terminals; means for connecting the load capacitance in parallel with the series-connected resistor and capacitor; and control means coupled between a junction between the series-connected resistor and capacitor and the control input of the transistor for controlling the transistor to supply a substantially constant current to the load capacitance in response to power being supplied to the terminals.
Claim 3
Dependent Claim
13 words
A circuit as claimed in claim 1 wherein the transistor comprises a MOSFET.
Claim 4
Dependent Claim
91 words
A circuit as claimed in claim 2 wherein the control means comprises a second resistor (18) connected between the junction and a gate of the MOSFET constituting the control input, the second resistor having a resistance which is much less than that of the first resistor, and a second capacitor (22) connected between the gate of the MOSFET and that one of the terminals to which the controlled path of the MOSFET is connected, the second capacitor having a capacitance which is significantly larger than the capacitance of the first capacitor.
Claim 5
Dependent Claim
20 words
A circuit as claimed in claim 3 and including a zener diode (24) connected in parallel with the second capacitor.
Claim 6
Dependent Claim
46 words
In combination, a current limiting circuit as claimed in claim 1 and a load including said large capacitance (12) and a resistance (10), wherein the load capacitance and resistance are connected in parallel with one another both in series with the controlled path of the transistor.
Claim 7
Dependent Claim
46 words
In combination, a current limiting circuit as claimed in claim 3 and a load including said large capacitance (12) and a resistance (10), wherein the load capacitance and resistance are connected in parallel with one another both in series with the controlled path of the transistor.
Claim 8
Dependent Claim
49 words
In combination, a current limiting circuit as claimed in claim 1 and a load including said large capacitance (12) and a resistance (10), wherein the load capacitance is connected in series with the controlled path of the transistor and the load resistance is connected to the terminals (FIG. 3).
Claim 9
Dependent Claim
49 words
In combination, a current limiting circuit as claimed in claim 3 and a load including said large capacitance (12) and a resistance (10), wherein the load capacitance is connected in series with the controlled path of the transistor and the load resistance is connected to the terminals (FIG. 3).
Claim 10
Dependent Claim
27 words
The combination of claim 8 and including switching means (40) for interrupting the connection of the load resistance to the terminals until the load capacitance is charged.
Claim 11
Dependent Claim
22 words
The combination of claim 9 wherein the switching means comprises means (44) responsive to a voltage at the gate of the MOSFET.
Claim 12
Dependent Claim
39 words
A circuit as claimed in claim 2 wherein the control means comprises a differential amplifier (50) responsive to differences between a voltage at the junction between the series-connected resistor and capacitor and a reference voltage for controlling the MOSFET.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-01-06 | 1995-07-08 | 1996-01-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-01-06 | 1999-07-08 | 2000-01-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-01-06 | 2003-07-08 | 2004-01-07 | $7700.00 | Window Closed / Lapsed |