US5077657A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Emulator Assist unit which forms addresses of user instruction operands in response to emulator assist unit commands from host processor
Assignee: Unisys Corp
•
Filing: 1989-06-15
•
Granted: 1991-12-31
•
Expires: 2009-06-15
Abstract
Abstract An emulator is comprised of a host processor, an emulator, assist unit, and a memory which are closely coupled together over a co-processor bus. Stored in the memory is a user program which is a sequence of instructions from a user instruction set that is to be emulated, and a control program which is a mixture of host processor instructions and emulator assist unit instructions. In operation, the host processor reads and executes the hosts instructions, and it reads and passes the emulator assist unit instructions to the emulator assist unit for execution in that unit. By this means, the host processor and the emulator assist unit share the emulation tasks; and those tasks which are most difficult for the host are performed by the emulation assist unit. As one example the emulator assist unit has registers and controls which respond to the emulator assist unit instructions by examining the fields of the next user instruction that is to be emulated and by generating memory addresses of the operands which that next user instruction operates on; while the host uses those addresses to read the operands from memory and perform operations on the operands as specified by the user instruction.
Inventors
- 👤 Thayne C. Cooper
- 👤 Wayne D. Bell
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 21:42
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/30; G06F9/38; G06F9/3818; G06F9/3822; G06F9/3017; G06F9/30181; G06F9/30196; G06F9/3877; G06F9/3879
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
160 words
An emulation assist unit for use in performing emulation in conjunction with a host processor and a memory which are coupled together over a bus; said host processor performing the operation specified in a user instruction by utilizing operand memory addresses determined by the emulation assist unit, comprising: a means for receiving said user instruction from said host processor over said bus and for storing the received user instruction; a plurality of registes which are selectively called for by various fields in said user instruction; an emulation assist unit command decoder for receiving a sequence of emulation assist unit commands from said host processor over said bus for each of said user instructions and for decoding said sequence of commands; and, logic means which responds to certain decoded emulation assist unit commands by combining the content of the registers which said fields of said user instruction select to generate said memory address of an operand specified by said user instruction.
Claim 2
Dependent Claim
160 words
An emulation assist unit for use in performing emulation in conjunction with a host processor and a memory which are coupled together over a bus; said host processor performing the operation specified in a user instruction by utilizing operand memory addresses determined by the emulation assist unit, comprising: a means for receiving said user instruction from said host processor over said bus and for storing the received user instruction; a plurality of registes which are selectively called for by various fields in said user instruction; an emulation assist unit command decoder for receiving a sequence of emulation assist unit commands from said host processor over said bus for each of said user instructions and for decoding said sequence of commands; and, logic means which responds to certain decoded emulation assist unit commands by combining the content of the registers which said fields of said user instruction select to generate said memory address of an operand specified by said user instruction.
Claim 3
Dependent Claim
32 words
An emulation assist unit according to claim 1 wherein said logic means includes multiple addres which generate said memory address by combining the content of more then two of said registers simultaneously.
Claim 4
Dependent Claim
18 words
An emulation assist unit according to claim 2 wherein said logic means includes five adders and a shifter.
Claim 5
Dependent Claim
26 words
An emulation assist unit according to claim 3 wherein said logic means further includes means for forming an address of said user instruction in said memory.
Claim 6
Dependent Claim
47 words
An emulation assist unit according to claim 4 wherein said memory includes a control program which consists of a mixture of said emulation assist unit commands of a mixture of said emulation assist unit commands for said emulation assist unit and host instructions for said host processor.
Claim 7
Dependent Claim
20 words
An emulation assist unit according to claim 5 wherein said user instructions and said host instructions have substantially different formats.
Claim 8
Dependent Claim
24 words
An emulation assist unit according to claim 6 wherein said user instructions and said host instructions specify substantially different registers for generating operand addresses.
Claim 9
Dependent Claim
38 words
An emulation assist unit according to claim 1 wherein said memory includes a control program which consists of a mixture of said emulation assist unit commands for said emulation assist unit and host instructions for said host processor.
Claim 10
Dependent Claim
20 words
An emulation assist unit according to claim 8 wherein said user instructions and said host instructions have substantially different formats.
Claim 11
Dependent Claim
24 words
An emulation assist unit according to claim 9 wherein said user instructions and said host instructions specify substantially different registers for generating operand addresses.
References Cited (Backward Citations)
US3374466A
Cited
US3544969A
Cited
US3646522A
Cited
US3997895A
Cited
US4447876A
Cited
US4514803A
Cited
US4527234A
Cited
US4587612A
Cited
US4729094A
Cited
US4812975A
Cited
US4591982A
Cited
US4695945A
Cited
US4638423A
Cited
US4763242A
Cited
US4920481A
Cited
US4859995A
Cited
US4888680A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-12-30 | 1995-07-01 | 1995-12-31 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-12-30 | 1999-07-01 | 1999-12-31 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-12-30 | 2003-07-01 | 2003-12-31 | $7700.00 | Window Closed / Lapsed |