Patent US5073806A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5073806A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor light emitting element with grooves

Assignee: Toshiba Corp
•
Filing: 1990-10-17
•
Granted: 1991-12-17
•
Expires: 2010-10-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract To form a semiconductor light emitting element provided with three light emitting portions into a monolithic structure, the element of double heterojunction structure has a p-type GaAs semiconductor substrate, an n-type GaAlAs current restriction layer formed with conductive regions arranged at regular intervals, a p-type GaAlAs cladding layer, a p-type GaAlAs active layer, an n-type GaAlAs cladding layer, and two grooves formed extending from the surface of the n-type GaAlAs cladding layer deep through the p-type GaAlAs active layer and between the two adjacent conductive regions. Since the three light emitting portions are formed at precise intervals in a monolithic structure, when mounted on a camera for use with an automatic focusing mechanism, it is possible to measure a distance to a subject in trigonometrical survey without the subject being out of focus.

Inventors

  • 👤 Yasuo Idei

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 16:30
CPC Classifications
H; H10; H10H; H10H29/00; H10H29/10; H10H29/14; H10H20/00; H10H20/80; H10H20/81; H10H20/819; H10H20/821; H10H20/816; H10H20/822; H10H20/824; H10H29/142

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 132 words
A semiconductor light emitting element, comprising: (a) a double heterojunction structure such that an n-type GaAlAs current restriction layer formed with a conductive region is formed on a p-type GaAs semiconductor substrate, and, furthermore, a p-type GaAlAs cladding layer, a p-type GaAlAs active layer and an n-type GaAlAs cladding layer are formed in sequence on a surface of the current restriction layer in a stacking manner beginning with the p-type cladding layer; (b) a plurality of conductive regions formed at predetermined intervals in the n-type GaAlAs current restriction layer; and (c) a plurality of grooves formed extending from the surface of the n-type GaAlAs cladding layer through the p-type GaAlAs active layer so as to be located between the two conductive regions, whereby a plurality of monolithic light emitting portions are provided.
Claim 2
Dependent Claim 132 words
A semiconductor light emitting element, comprising: (a) a double heterojunction structure such that an n-type GaAlAs current restriction layer formed with a conductive region is formed on a p-type GaAs semiconductor substrate, and, furthermore, a p-type GaAlAs cladding layer, a p-type GaAlAs active layer and an n-type GaAlAs cladding layer are formed in sequence on a surface of the current restriction layer in a stacking manner beginning with the p-type cladding layer; (b) a plurality of conductive regions formed at predetermined intervals in the n-type GaAlAs current restriction layer; and (c) a plurality of grooves formed extending from the surface of the n-type GaAlAs cladding layer through the p-type GaAlAs active layer so as to be located between the two conductive regions, whereby a plurality of monolithic light emitting portions are provided.
Claim 3
Dependent Claim 132 words
The semiconductor light emitting element of claim 1, wherein the n-type GaAlAs current restriction layer is an n-type Ga 1-x Al x As layer whose mixed crystal ratio of Al lies within a range from 0 to 0.4, whose impurity atom concentration lies within a range from 1×10 17 cm -3 to 20×10 17 cm -3 , and whose thickness lies within a range from 1 μm to 20 μm; and the n-type GaAlAs cladding layer is an n-type Ga 1-y Al y As layer whose mixed crystal ratio of Ga and Al lies within a range from 0.03 to 0.8, whose impurity atom concentration lies within a range from 1×10 17 cm -3 to 20×10 17 cm -3 and whose thickness lies within a range from 2 μm to 50 μm.

References Cited (Backward Citations)

US3930912A Cited
US4751711A Cited
JPS62196874A Cited
US4845405A Cited
JPS63120491A Cited
JPS63169775A Cited
US4914669A Cited
US4894835A Cited
US4947401A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1994-12-16 1995-06-17 1995-12-17 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1998-12-16 1999-06-17 1999-12-17 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2002-12-16 2003-06-17 2003-12-17 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag