Patent US719383A successfully refreshed from Google Patents.
US5072220A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Analog/digital converter operating by the expanded parallel method
Assignee: Intel Germany Holding GmbH
•
Filing: 1991-02-14
•
Granted: 1991-12-10
•
Expires: 2011-02-14
Abstract
Abstract An analog/digital converter assembly includes a first analog/digital converter having N-bit resolution, operating by the parallel method and having comparators. A sample and hold element is connected upstream of the first analog/digital converter. A second analog/digital converter has M-bit resolution, operates by the parallel method and has comparators. A digital/analog converter is connected upstream of the second analog/digital converter. A subtractor is connected to the digital/analog converter and to the sample and hold element. An amplifier is connected downstream of the subtractor. Output signals of the comparators of the first analog/digital converter are provided directly with a 1 x out of 2 N code for triggering the digital/analog converter. The same reference voltage is applied to both the first analog/digital converter and the digital/analog converter.
Inventors
- 👤 Reinhard Petschacher
- 👤 Berthold Astegher
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 00:56
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/12; H03M1/14; H03M1/145; H03M1/146
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
159 words
An analog/digital converter assembly, comprising a first differential analog/digital converter having N-bit resolution, operating by the parallel method and having comparators; a differential sample and hold element connected upstream of said first analog/digital converter; a second differential analog/digital converter having M-bit resolution, operating by the parallel method and having comparators; a differential digital/analog converter connected upstream of said second analog/digital converter a differential subtractor connected to said digital/analog converter and to said sample and hold element; an amplifier connected downstream of said subtractor; means for providing output signals of said comparators of said first analog/digital converter directly by means of a 1 x out of 2 N code for triggering said digital/analog converter; means for applying the same differential reference voltage to both said first analog/digital converter and said digital/analog converter, and means for processing signals differentially in at least one of said sample and hold element, said first and second analog/digital converters, said digital/analog converter, and said subtractor.
Claim 2
Dependent Claim
159 words
An analog/digital converter assembly, comprising a first differential analog/digital converter having N-bit resolution, operating by the parallel method and having comparators; a differential sample and hold element connected upstream of said first analog/digital converter; a second differential analog/digital converter having M-bit resolution, operating by the parallel method and having comparators; a differential digital/analog converter connected upstream of said second analog/digital converter a differential subtractor connected to said digital/analog converter and to said sample and hold element; an amplifier connected downstream of said subtractor; means for providing output signals of said comparators of said first analog/digital converter directly by means of a 1 x out of 2 N code for triggering said digital/analog converter; means for applying the same differential reference voltage to both said first analog/digital converter and said digital/analog converter, and means for processing signals differentially in at least one of said sample and hold element, said first and second analog/digital converters, said digital/analog converter, and said subtractor.
Claim 3
Dependent Claim
154 words
The analog/digital converter assembly according to claim 1, wherein said sample and hold element supplies a differential output signal, and said digital/analog converter and said subtractor are matched and include: a first differential amplifier stage having differential inputs receiving the differential output signal of said sample and hold element and having an output line, a number of second differential amplifier stages corresponding to the number of said comparators of said first analog/digital converter and having output lines, crosswise-coupled third and fourth differential amplifier stages being connected in the output lines of said second differential amplifier stages and being respectively triggered by said comparators, and common load resistors connected to the output lines of said first and second differential amplifier stages, said second differential amplifier stages having identical supply currents, and said first differential amplifier stage having a supply current being equal to the sum of the supply currents of said second differential amplifier stages.
Claim 4
Dependent Claim
35 words
The analog/digital converter assembly according to claim 2, wherein said first differential amplifier stage includes a number of parallel-connected further differential amplifiers being equal in number to the number of stages of said digital/analog converter.
Claim 5
Dependent Claim
19 words
The analog/digital converter assembly according to claim 1, wherein said first and second differential amplifiers have negative feedback resistors.
Claim 6
Dependent Claim
30 words
The analog/digital converter assembly according to claim 2, including a cascode stage connected in the output line of said first differential amplifier stage and connected to a further reference potential.
Claim 7
Dependent Claim
33 words
The analog/digital converter assembly according to claim 5, wherein said third and fourth differential amplifier stages have base sides connected through one of said second differential amplifier stages to the further reference potential.
Claim 8
Dependent Claim
42 words
The analog/digital converter assembly according to claim 2, including at least one other first differential amplifier stage having an output line, and cascode stages connected in the output lines of said first differential amplifier stages and connected to a further reference potential.
Claim 9
Dependent Claim
33 words
The analog/digital converter assembly according to claim 7, wherein said third and fourth differential amplifier stages have base sides connected through one of said second differential amplifier stages to the further reference potential.
References Cited (Backward Citations)
US3597761A
Cited
US3721975A
Cited
US4214232A
Cited
US4684924A
Cited
US4663610A
Cited
US4774497A
Cited
US4875048A
Cited
US4862171A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-12-09 | 1995-06-10 | 1995-12-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-12-09 | 1999-06-10 | 1999-12-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-12-09 | 2003-06-10 | 2003-12-10 | $7700.00 | Window Closed / Lapsed |