← Back to Patent Explorer
US5068202A Expired / Lapsed US ⏱️ 0.0 years remaining

Process for excavating trenches with a rounded bottom in a silicon substrate for making trench isolation structures

Assignee: STMicroelectronics SRL
•
Filing: 1989-12-12
•
Granted: 1991-11-26
•
Expires: 2009-12-12
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Encased (BOX) trench insolation structures in a silicon substrate are formed by firstly RIE etching an ONO multilayer (Oxide-Nitrite-Oxide) formed on the surface of a monocrystalline silicon substrate through a mask defining the active areas until exposing the silicon. A successive deposition of a conformable TEOS oxide layer followed by a "blanket" RIE etching, leave tapered "spacers" on the vertical etched flanks of the ONO multilayer. Through such a self-aligned "aperture" an isotropic plasma etching (round-etch) of the silicon is performed until the lateral, under-cut, etch front below the oxide spacers reaches the bottom layer of the isolation area defining etching previously conducted through the ONO multilayer. The peculiarities of the round-etch profile are thus fully exploited for more easily implanting the walls and bottom of the trench and avoiding the presence of electric field affecting sharp corners. The process maintains a precise lateral dimensional control and does not require special high resolution apparatuses.

Inventors

  • 👤 Pier L. Crotti
  • 👤 Nadia Iazzi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 15:36
CPC Classifications
H; H10; H10P; H10P14/00; H10P14/60; H10P14/61; H10P50/00; H10P50/69; H10P50/691; H10P50/693; H10P50/695; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/014; H10W10/0145; H10W10/0148; H10W10/10; H10W10/17; Y; Y10; Y10S; Y10S438/00; Y10S438/942; Y10S438/944; Y10S438/978

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 374 words
A process for making an encased isolation structure for an integrated semiconductor device having the configuration of a trench, excavated on the surface of a semiconducting substrate of a first conductivity type around active areas of the front of the device and filled with a dielectric material, said semiconducting substrate having been previously covered by a multilayer composed of a first oxide layer, a second layer of a diffusion resistant material superimposed thereto, and a third or top layer of oxide which is thicker than the first oxide layer; characterized by comprising the following steps: a) masking with a photoresist by a photolithographic process active areas on the front of the device; b) anisotropically etching by means of a RIE process said three layers until exposing the surface of the underlying semiconducting substrate in the unmasked area and removing the residual masking photoresist; c) conformably depositing a fourth oxide layer; d) anisotropically etching by means of a RIE process said conformably deposited fourth layer of oxide until exposing the surface of the underlying semiconducting substrate in a central, self-aligned area of said unmasked area, and leaving a tapered residue of said conformably deposited fourth layer of oxide on vertical etch walls of said three layers etched during the preceding step b); e) isotropically plasma etching said semiconducting substrate through said exposed central, self-aligned area until forming a trench having a desired depth and causing a lateral under-cut roundly extending below the base of said tapered residue of said conformably deposited fourth oxide layer; f) removing the residual exposed oxide belonging to said third layer and to said fourth layer; g) implanting on the etched trench surface a dopant of the same conductivity type as the semiconducting substrate for increasing the doping level of the semiconductor material adjacent to the etched trench surface by utilizing said second layer of diffusion impervious materials as a mask; h) thermally growing a thin layer of oxide over the etched and implanted surface of the trench formed in the semiconducting substrate, by utilizing said second layer of diffusion impervious material as a mask; i) removing said second layer of diffusion impervious material; j) depositing a layer of dielectric material until completely filling the trench formed in the semiconducting substrate.
Claim 2
Dependent Claim 374 words
A process for making an encased isolation structure for an integrated semiconductor device having the configuration of a trench, excavated on the surface of a semiconducting substrate of a first conductivity type around active areas of the front of the device and filled with a dielectric material, said semiconducting substrate having been previously covered by a multilayer composed of a first oxide layer, a second layer of a diffusion resistant material superimposed thereto, and a third or top layer of oxide which is thicker than the first oxide layer; characterized by comprising the following steps: a) masking with a photoresist by a photolithographic process active areas on the front of the device; b) anisotropically etching by means of a RIE process said three layers until exposing the surface of the underlying semiconducting substrate in the unmasked area and removing the residual masking photoresist; c) conformably depositing a fourth oxide layer; d) anisotropically etching by means of a RIE process said conformably deposited fourth layer of oxide until exposing the surface of the underlying semiconducting substrate in a central, self-aligned area of said unmasked area, and leaving a tapered residue of said conformably deposited fourth layer of oxide on vertical etch walls of said three layers etched during the preceding step b); e) isotropically plasma etching said semiconducting substrate through said exposed central, self-aligned area until forming a trench having a desired depth and causing a lateral under-cut roundly extending below the base of said tapered residue of said conformably deposited fourth oxide layer; f) removing the residual exposed oxide belonging to said third layer and to said fourth layer; g) implanting on the etched trench surface a dopant of the same conductivity type as the semiconducting substrate for increasing the doping level of the semiconductor material adjacent to the etched trench surface by utilizing said second layer of diffusion impervious materials as a mask; h) thermally growing a thin layer of oxide over the etched and implanted surface of the trench formed in the semiconducting substrate, by utilizing said second layer of diffusion impervious material as a mask; i) removing said second layer of diffusion impervious material; j) depositing a layer of dielectric material until completely filling the trench formed in the semiconducting substrate.

References Cited (Backward Citations)

US3755001A Cited
US3891469A Cited
US4271583A Cited
JPS5856437A Cited
JPS59202648A Cited
US4538343A Cited
JPS63152155A Cited
EP0284456A1 Cited
US4942137A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1994-11-25 1995-05-27 1995-11-26 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1998-11-25 1999-05-27 1999-11-26 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2002-11-25 2003-05-27 2003-11-26 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag