US5060198A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Device for the structural testing of an integrated circuit
Assignee: STMicroelectronics SA
•
Filing: 1990-09-24
•
Granted: 1991-10-22
•
Expires: 2010-09-24
Abstract
Abstract Between a bit line decoder and the memory of an integrated circuit, there is interposed a gate circuit which is cascade-connected with a logic block of the integrated circuit. This arrangement makes possible the structural testing of the integrated circuit. Structural testing means to read and check the response given on the outputs of the logic blocks for a given state imposed on its inputs. This arrangement results in a reduction of the space required on the integrated circuit for testing, when compared with other solutions, which require specific connection circuits. This arrangement is particularly adapted to integrated circuits with a memory and with decoders that provide access to the memory. The arrangement will find particular application in the testing of memory cards where EPROM or EEPROM circuits are used.
Inventors
- 👤 Jacek Kowalski
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 05:03
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G11; G11C; G11C29/00; G11C29/04; G11C29/08; G11C29/12
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
196 words
A device to perform structural tests on logic blocks of an integrated circuit, the tests comprising the introduction of logic test signals in the logic blocks and a checking of the form of output signals delivered by the logic blocks, said device comprising: said logic blocks having inputs and outputs, and performing logic functions, means for introducing logic test signals at the inputs of said logic blocks, means for delivering logic output signals accessible from the outputs of said logic blocks and resulting from the passage of said logic test signals through said logic blocks, onto an output terminal of the integrated circuit, a memory with memory cells, decoder circuitry providing access to memory cells of said memory through a selection of a bit line and a work line coupled to a memory cell to be accessed, said means for delivering comprising a first gate circuit including one transistor per output of said logic blocks, each transistor having its drain connected to a respective output of the logic blocks, its control gate connected to an associated output of the decoder circuitry of the memory and its source connected to an output circuit of the integrated circuit.
Claim 2
Independent Claim
196 words
A device to perform structural tests on logic blocks of an integrated circuit, the tests comprising the introduction of logic test signals in the logic blocks and a checking of the form of output signals delivered by the logic blocks, said device comprising: said logic blocks having inputs and outputs, and performing logic functions, means for introducing logic test signals at the inputs of said logic blocks, means for delivering logic output signals accessible from the outputs of said logic blocks and resulting from the passage of said logic test signals through said logic blocks, onto an output terminal of the integrated circuit, a memory with memory cells, decoder circuitry providing access to memory cells of said memory through a selection of a bit line and a work line coupled to a memory cell to be accessed, said means for delivering comprising a first gate circuit including one transistor per output of said logic blocks, each transistor having its drain connected to a respective output of the logic blocks, its control gate connected to an associated output of the decoder circuitry of the memory and its source connected to an output circuit of the integrated circuit.
Claim 3
Dependent Claim
41 words
A device according to claim 1, wherein the decoder circuitry comprises a bit line decoder connected to a reading circuit of the memory and a word line decoder, and wherein the first gate circuit is controlled by the bit line decoder.
Claim 4
Dependent Claim
84 words
A device according to claim 1 or claim 9, wherein the means for delivering further comprises means for using a previously existing output circuit associated with a reading circuit of the memory and used during a normal read operation of the memory to transmit through said output circuit, logic output signals resulting from the passage of logic test signals through the logic blocks, said normal read operation of the memory being that performed by the integrated circuit when it is not under said tests.
Claim 5
Dependent Claim
58 words
A device according to claim 3, wherein the means for using comprises means for temporarily neutralizing the output of the reading circuit of the memory during a performance of a test, and means for activating the transmission of signals resulting from a performance of the tests, onto said output circuit associated with said reading circuit of the memory.
Claim 6
Dependent Claim
29 words
A device according to claim 1 or claim 2, further comprising means to prevent the selection of any of the memory cells of the memory during a testing operation.
Claim 7
Dependent Claim
66 words
A device according to claim 1, wherein: said means for introducing comprises a second gate circuit including one transistor per input of the logic blocks, each transistor of said second gate circuit having its drain connected to a Vcc supply, its control gate connected to an output of the decoder circuitry of the memory and its source connected to a respective input of said logic blocks.
Claim 8
Dependent Claim
39 words
A device according to claim 6 wherein the decoder circuitry includes a bit line decoder connected to a memory reading circuit and a word line decoder, and wherein the second gate circuit is controlled by the word line decoder.
References Cited (Backward Citations)
US4481627A
Cited
EP0104442A2
Cited
US4603405A
Cited
US4752929A
Cited
US4720818A
Cited
US4742989A
Cited
US4829520A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-10-21 | 1995-04-22 | 1995-10-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-10-21 | 1999-04-22 | 1999-10-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-10-21 | 2003-04-22 | 2003-10-22 | $7700.00 | Window Closed / Lapsed |