US5058115A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Fault tolerant computer memory systems and components employing dual level error correction and detection with lock-up feature
Assignee: International Business Machines Corp
•
Filing: 1989-03-10
•
Granted: 1991-10-15
•
Expires: 2009-03-10
Abstract
Abstract In a memory system comprising a plurality of memory units each of which possesses unit-level error correction capabilities and each of which are tied to a system level error correction function, memory reliability is enhanced by providing means for fixing the output of one of the memory units at a fixed value in response to the occurrence of an uncorrectable error in one of the memory units. This counter-intuitive approach to the generation of forced hard errors nonetheless enhances overall memory system reliability since it enables the employment of the complement/recomplement algorithm which depends upon the presence of reproducible errors for proper operation. Thus, clip level error correction systems, which are increasingly desirable at high packaging densities, are employed in a way which does not interfere with system level error correction methods.
Inventors
- 👤 Robert M. Blake
- 👤 Douglas C. Bossen
- 👤 Chin-Long Chen
- 👤 John A. Fifield
- 👤 Howard L. Kalter
- 👤 Tin-Chee Lo
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 03:46
CPC Classifications
G; G06; G06F; G06F12/00; G06F12/16; G06F11/00; G06F11/07; G06F11/08; G06F11/10; G06F11/1008; G06F11/1048; G06F11/1052
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
198 words
A fault tolerant computer memory system which receives address information and which supplies data information in response thereto, said memory system comprising: a plurality of digital memory units; a plurality of unit level error correction and detection means, said means being associated with distinct ones of said memory units, for correcting and detecting errors in data read from memory cells within said memory units and for generating an uncorrectable error signal; a plurality of unit level error correction and detection means, said means being associated with distinct ones of said memory units, for correcting and detecting errors in data read from memory cells within said memory units and for generating an uncorrectable error signal; a plurality of unit level lock-up means associated with distinct ones of said memory units and operating to set at least one output bit, from their associated memory units, to a fixed value upon the receipt of said uncorrectable error signal from their associated unit level error correction and detection means; and system level error correction and detection means receiving data from said memory units, said system level correction and detection means being operable to correct hard errors by operation of said lock-up means.
Claim 2
Dependent Claim
198 words
A fault tolerant computer memory system which receives address information and which supplies data information in response thereto, said memory system comprising: a plurality of digital memory units; a plurality of unit level error correction and detection means, said means being associated with distinct ones of said memory units, for correcting and detecting errors in data read from memory cells within said memory units and for generating an uncorrectable error signal; a plurality of unit level error correction and detection means, said means being associated with distinct ones of said memory units, for correcting and detecting errors in data read from memory cells within said memory units and for generating an uncorrectable error signal; a plurality of unit level lock-up means associated with distinct ones of said memory units and operating to set at least one output bit, from their associated memory units, to a fixed value upon the receipt of said uncorrectable error signal from their associated unit level error correction and detection means; and system level error correction and detection means receiving data from said memory units, said system level correction and detection means being operable to correct hard errors by operation of said lock-up means.
Claim 3
Dependent Claim
15 words
The memory system of claim 1 in which said memory units comprise semiconductor memory chips.
Claim 4
Dependent Claim
24 words
The memory system of claim 1 in which said unit level error correction and detection means perform single error correction and double error detection.
Claim 5
Dependent Claim
20 words
The memory system of claim 1 further including mode switching means operable to control the activation of said lock-up means.
Claim 6
Dependent Claim
83 words
A fault tolerant memory unit for a memory system which receives address information and which supplies data information in response thereto, said memory unit comprising: a plurality of memory cells; means for error correction and detection for data read from said memory cells and for generating an uncorrectable error signal; and lock-up means operable to set at least one output bit from said memory unit to a fixed value upon the indication of an uncorrectable error from said error correction and detection means.
Claim 7
Dependent Claim
83 words
A fault tolerant memory unit for a memory system which receives address information and which supplies data information in response thereto, said memory unit comprising: a plurality of memory cells; means for error correction and detection for data read from said memory cells and for generating an uncorrectable error signal; and lock-up means operable to set at least one output bit from said memory unit to a fixed value upon the indication of an uncorrectable error from said error correction and detection means.
Claim 8
Dependent Claim
15 words
The memory unit of claim 5 which is disposed on a single integrated circuit chip.
Claim 9
Dependent Claim
23 words
The memory unit of claim 5 in which said means for error correction and detection performs single error correction and double error detection.
References Cited (Backward Citations)
US3697949A
Cited
US4175692A
Cited
US4506362A
Cited
US4296494A
Cited
US4371930A
Cited
JPS5843044A
Cited
US4464753A
Cited
US4703453A
Cited
JPS58215796A
Cited
US4458349A
Cited
JPS59132500A
Cited
US4608687A
Cited
US4661955A
Cited
US4726021A
Cited
JPS629442A
Cited
US4689792A
Cited
JPS6266354A
Cited
US4903268A
Cited
US4918692A
Cited
JPH02299000A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-10-14 | 1995-04-15 | 1995-10-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-10-14 | 1999-04-15 | 1999-10-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-10-14 | 2003-04-15 | 2003-10-15 | $7700.00 | Window Closed / Lapsed |