Redundancy circuit with memorization of output contact pad position

Claim 2

An integrated memory comprising a main memory having a plurality of normal columns and a plurality of redundancy columns, k input/output pads, and a redundancy circuit; said redundancy circuit including pad position memorizing elements, each of said pad position memorizing elements being for memorizing a position of an input/output pad corresponding to a normal column in said main memory where such normal column is defective, wherein the pad position memorizing elements are electrically programmable memory cells, said pad position memorizing elements being equal in number to the number N of possible repairs multiplied by the number r of possible pad positions, said pad position memorizing elements being organized in an auxiliary memory of N lines and r columns, each column of this auxiliary memory corresponding to a determined pad position.

Claim 3

An integrated memory according to claim 1, wherein the information recorded in each line of the auxiliary memory includes a bit different from the r-1 other bits of the same line, this different bit being placed on the column in the auxiliary memory corresponding to a pad position associated with a defective normal column of the main memory.

Claim 4

An integrated memory according to claim 1 or claim 2, wherein each column of the auxiliary memory includes a respective column conductor connected to a respective read/write circuit, the reading outputs of these read/write circuits constituting the outputs of the auxiliary memory, and the input/output pads of a given pad position being connected to writing inputs of the read/write circuit of the auxiliary memory corresponding to this given pad position.

Claim 5

An integrated memory according to claim 1 or claim 2, wherein said main memory includes k groups of p columns, each group of columns corresponding to a respective pad, divided into m sets of r pad positions, with a group of redundancy columns associated with each set, and a multiplexer directly controlled by the outputs of the auxiliary memory to define whether the information transmitted to the pads should come from a normal column of the main memory or from a redundancy column of the main memory.

Claim 6

An integrated memory according to claim 4, wherein the multiplexer sets up the following connections from the column conductors of the auxiliary memory, these conductors providing signals corresponding to pad positions corresponding to selected normal columns in the main memory: the signals coming from the columns of the auxiliary memory are all null (no need for repairs), all transmission from the redundancy columns of the main memory to the pads of the main memory or vice versa is barred, and the transmissions between the selected main memory normal columns and the corresponding pads are permitted; if a repair is necessary and if it corresponds to a given pad position, then the transmission from the groups of normal columns with that given pad position towards the pads with that given pad is barred, and the transmission between the redundancy columns and these pads with that given pad position is permitted; the transmission between the pads having a pad position other than said given pad position and the normal columns in the main memory is permitted, and the transmission between said other pads and the redundancy columns is barred.

Claim 7

An integrated memory according to claim 1 or claim 2, including a redundancy column selection circuit, capable of selecting one redundancy column among N columns of a group of redundancy columns, and wherein the outputs of this redundancy column selection circuit directly control the lines of the auxiliary memory matrix.