US5051995A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor memory device having a test mode setting circuit
Assignee: Mitsubishi Electric Corp
•
Filing: 1989-01-26
•
Granted: 1991-09-24
•
Expires: 2009-01-26
Abstract
Abstract In a semiconductor memory device having a test mode setting circuit, when a voltage higher than a common operation range is applied to an input terminal (101) receiving &upbar& C signals, a first voltage detecting circuit (100) detects the voltage and the detected output is latched in a latch circuit (110). A voltage setting circuit (1 20) sets a cell plate voltage of a memory cell (1a) approximately at the ground potential in response to the latch output. Consequently, the operation margin of the memory cell for the data "1" can be carried out by the V bump test. Meanwhile, when a voltage higher than the normal operation range is applied to an input terminal (201) receiving &upbar& W signals, a second voltage detecting circuit (200) detects the voltage and the detected output is latched in the latch circuit (201). The voltage setting circuit sets the cell plate voltage approximately at Vcc in response to the latch output from the latch circuit.
Inventors
- 👤 Yoichi Tobita
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 02:15
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C29/00; G11C29/02; G11C29/028; G11C29/04; G11C29/08; G11C29/12; G11C29/46; G11C29/50; G11C11/40; G11C11/401; G11C2029/5004
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
83 words
A semiconductor memory device having a test mode setting circuit, comprising: a plurality of memory cells (1) each formed of an insulating gate type filed effect transistor and a capacitance; external input means to which a control signal is externally applied; constant voltage generating means connected to one electrode of said capacitance; and control means for controlling, when a signal voltage applied to said external input means is out of a predetermined operation range, a voltage generated by said constant voltage generating means.
Claim 2
Dependent Claim
83 words
A semiconductor memory device having a test mode setting circuit, comprising: a plurality of memory cells (1) each formed of an insulating gate type filed effect transistor and a capacitance; external input means to which a control signal is externally applied; constant voltage generating means connected to one electrode of said capacitance; and control means for controlling, when a signal voltage applied to said external input means is out of a predetermined operation range, a voltage generated by said constant voltage generating means.
Claim 3
Dependent Claim
123 words
A semiconductor memory device having a test mode setting circuit according to claim 1, wherein said input means includes two external input terminals and said control means comprises first voltage detecting means detecting that a signal voltage applied to one of said external input terminals becomes higher than a predetermined voltage, second voltage detecting means detecting that a signal voltage applied to the other of said external input terminals becomes higher than a predetermined voltage, and voltage setting means outputting a reference voltage potential from said constant voltage generating means in response to a detection output of said first voltage detecting means, and outputting a voltage at a nominal supply potential in response to a detection output from said second voltage detecting means.
Claim 4
Dependent Claim
45 words
A semiconductor memory device having a test mode setting circuit according to claim 2, wherein said voltage setting means comprises first latch means latching an output of said first voltage detecting means, and second latch means latching an output of said second voltage detecting means.
Claim 5
Dependent Claim
32 words
A semiconductor memory device having a test mode setting circuit according to claim 3, wherein said first and second latch means comprise means for releasing latch when power supply is cut off.
Claim 6
Dependent Claim
33 words
A semiconductor memory device having a test mode setting circuit according to claim 2, wherein said first and second voltage detecting means respectively comprise a plurality of field effect transistors connected in series.
Claim 7
Dependent Claim
171 words
In a semiconductor memory device including a plurality of memory cells each formed of an insulating gate type field effect transistor and a capacitor, a test mode setting and control circuit comprising: first voltage detection means for generating a first output signal in response to a first control voltage exceeding a first predetermined level, and second voltage detection means for generating a second output signal in response to a second control voltage exceeding a second predetermined level, voltage setting means for applying a cell plate voltage to a memory cell capacitor in response to either said first output signal or said second output signal, said voltage setting means comprising: a) means responsive to said first output signal for applying a cell plate voltage to said memory cell capacitor having a value which is approximately twice the value of the cell plate voltage applied during normal memory operation, and b) means responsive to said second output signal for applying a cell plate voltage of a reference potential to said memory cell capacitor.
Claim 8
Dependent Claim
171 words
In a semiconductor memory device including a plurality of memory cells each formed of an insulating gate type field effect transistor and a capacitor, a test mode setting and control circuit comprising: first voltage detection means for generating a first output signal in response to a first control voltage exceeding a first predetermined level, and second voltage detection means for generating a second output signal in response to a second control voltage exceeding a second predetermined level, voltage setting means for applying a cell plate voltage to a memory cell capacitor in response to either said first output signal or said second output signal, said voltage setting means comprising: a) means responsive to said first output signal for applying a cell plate voltage to said memory cell capacitor having a value which is approximately twice the value of the cell plate voltage applied during normal memory operation, and b) means responsive to said second output signal for applying a cell plate voltage of a reference potential to said memory cell capacitor.
Claim 9
Independent Claim
195 words
A method of testing a semiconductor memory device including a plurality of control terminals for controlling normal memory operation and a plurality of memory cells each formed of an insulating gate type field effect transistor and a capacitor, said method comprising the steps of: applying a test control signal to a first terminal of said control terminals for testing a first data level, applying a test control signal to a second terminal of said control terminals for testing a second data level, detecting a voltage at said first and second terminals, generating a first output signal in response to a detected voltage level at said first terminal exceeding a first predetermined normal operating level, generating a second output signal in response to a detected voltage level at said second terminal exceeding a second predetermined normal operating level, applying a cell plate voltage to said memory cell capacitor having a value which is approximately twice the value of the cell plate voltage applied during normal memory operation in response to said first output signal, and applying a cell plate voltage of a reference potential to said memory cell capacitor in response to said second output signal.
Claim 10
Independent Claim
195 words
A method of testing a semiconductor memory device including a plurality of control terminals for controlling normal memory operation and a plurality of memory cells each formed of an insulating gate type field effect transistor and a capacitor, said method comprising the steps of: applying a test control signal to a first terminal of said control terminals for testing a first data level, applying a test control signal to a second terminal of said control terminals for testing a second data level, detecting a voltage at said first and second terminals, generating a first output signal in response to a detected voltage level at said first terminal exceeding a first predetermined normal operating level, generating a second output signal in response to a detected voltage level at said second terminal exceeding a second predetermined normal operating level, applying a cell plate voltage to said memory cell capacitor having a value which is approximately twice the value of the cell plate voltage applied during normal memory operation in response to said first output signal, and applying a cell plate voltage of a reference potential to said memory cell capacitor in response to said second output signal.
Claim 11
Dependent Claim
106 words
A semiconductor memory device having a test mode setting circuit for supply voltage fluctuation tests, comprising: a plurality of memory cells, each of which comprising a field effect transistor and a capacitor; a constant voltage generating means connected to one electrode of the capacitor for applying a bias voltage to the capacitor for reducing the electrical field in the capacitor during normal operation; an external input terminal for receiving control signals during normal operation; and control means for varying the bias voltage to the capacitor in response to application of a signal voltage outside an operating range of the control signals to the external input terminal.
Claim 12
Dependent Claim
106 words
A semiconductor memory device having a test mode setting circuit for supply voltage fluctuation tests, comprising: a plurality of memory cells, each of which comprising a field effect transistor and a capacitor; a constant voltage generating means connected to one electrode of the capacitor for applying a bias voltage to the capacitor for reducing the electrical field in the capacitor during normal operation; an external input terminal for receiving control signals during normal operation; and control means for varying the bias voltage to the capacitor in response to application of a signal voltage outside an operating range of the control signals to the external input terminal.
References Cited (Backward Citations)
US4055754A
Cited
US4464750A
Cited
US4541090A
Cited
JPS6050065A
Cited
US4672582A
Cited
JPS6126154A
Cited
US4654827A
Cited
US4727517A
Cited
DE3639169A1
Cited
US4860259A
Cited
US4802137A
Cited
US4771407A
Cited
US4879690A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-09-23 | 1995-03-25 | 1995-09-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-09-23 | 1999-03-25 | 1999-09-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-09-23 | 2003-03-25 | 2003-09-24 | $7700.00 | Window Closed / Lapsed |