Patent US5050194A successfully refreshed from Google Patents.
US5050194A
Expired / Lapsed
US
⏱️ 0.0 years remaining
High speed asynchronous data interface
Assignee: Plessey Overseas Ltd
•
Filing: 1990-03-14
•
Granted: 1991-09-17
•
Expires: 2010-03-14
Abstract
Abstract A digital data interface for high speed asynchronous data transfer is described. The design is nominally intended for integration onto the component chips in communications systems. The system is described with respect to its realization in CMOS IC technology. The techniques involved, however, may easily be applied to other technologies. The interface employs Manchester Bi-Phase Mark encoding of the clock and data to allow extraction of the clock and data signals at the receiver. Furthermore, use of this Manchester code allows code violations to be easily employed as frame markers for synchronization means. The essence of the clock extraction and data detection circuit is the use of calibrated delay line elements to suppress data transitions within the coded input signal, thus allowing the clock transitions to be detected from which the clock is then generated.
Inventors
- 👤 Andrew J. Pickering
- 👤 Ian J. Lawrie
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 17:00
CPC Classifications
H; H04; H04L; H04L25/00; H04L25/38; H04L25/40; H04L25/49; H04L25/4904; H04L7/00; H04L7/02; H04L7/033; H04L7/0337; H04L7/04; H04L7/06
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
181 words
A high speed asynchronous data interface comprising at least one interface transmitter and at least one interface receiver, and a transmission line interconnecting the transmitter and receiver, by way of which data is transmitted from the transmitter to the receiver, wherein each receiver includes a data decoder and data clock extraction circuit which are connected to a data alignment circuit arranged to generate output data, characterized in that the data clock extraction circuit comprises a delay line, a latch and a transient detector, the latch receiving from the transient detector a set pulse at an input for each transient state of the data, and causing an output of the latch to adopt a low logic level, the output of the latch is coupled to the delay line which propagates the low level and generates a reset pulse which resets the latch and restores a high logic level at the output of the latch, wherein, any data dependent transient pulse generated while the latch is reset is overidden at this time and the clock is extracted from the output of the latch.
Claim 2
Dependent Claim
181 words
A high speed asynchronous data interface comprising at least one interface transmitter and at least one interface receiver, and a transmission line interconnecting the transmitter and receiver, by way of which data is transmitted from the transmitter to the receiver, wherein each receiver includes a data decoder and data clock extraction circuit which are connected to a data alignment circuit arranged to generate output data, characterized in that the data clock extraction circuit comprises a delay line, a latch and a transient detector, the latch receiving from the transient detector a set pulse at an input for each transient state of the data, and causing an output of the latch to adopt a low logic level, the output of the latch is coupled to the delay line which propagates the low level and generates a reset pulse which resets the latch and restores a high logic level at the output of the latch, wherein, any data dependent transient pulse generated while the latch is reset is overidden at this time and the clock is extracted from the output of the latch.
Claim 3
Dependent Claim
102 words
A high speed asynchronous data interface as claimed in claim 1, wherein the delay line is controllable and comprises two stages, and a further third stage of the delay line is provided for sampling the state of the latch during a subsequent bit cycle, and wherein there is provided a second latch to which said third stage is connected, which second latch receives the output from the first latch, and if the output from the first latch has not been triggered by a succeeding clock transient and is still high, a code violation is indicated by the output of the second latch.
Claim 4
Dependent Claim
27 words
A high speed asynchronous data interface as claimed in claim 2, wherein the transient detector comprises two negative edge-triggered monostables each comprising an inverter and an OR-gate.
Claim 5
Dependent Claim
32 words
A high speed asynchronous data interface as claimed in claim 3, wherein the clock extraction circuit is connected to a phase-locked loop circuit which generates a control signal for the delay line.
Claim 6
Dependent Claim
31 words
A high speed asynchronous data interface as claimed in claim 4, wherein the phase-locked loop circuit includes a voltage controlled oscillator which generates the control signal in synchronism with the clock.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-09-16 | 1995-03-18 | 1995-09-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-09-16 | 1999-03-18 | 1999-09-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-09-16 | 2003-03-18 | 2003-09-17 | $7700.00 | Window Closed / Lapsed |