Patent US5045898A successfully refreshed from Google Patents.
US5045898A
Expired / Lapsed
US
⏱️ 0.0 years remaining
CMOS integrated circuit having improved isolation
Assignee: Nokia Bell Labs
•
Filing: 1988-08-30
•
Granted: 1991-09-03
•
Expires: 2008-08-30
Abstract
Abstract A p-type tub in a CMOS integrated circuit is isolated from the adjacent n-type tub by means of a field oxide having a p-type channel stop region formed by a boron ion implant. The depth of the ion implant is selected so that the peak of the boron concentration is located immediately under the field oxide region that is subsequently grown. In addition, the implant is allowed to penetrate into the active device regions, producing a retrograde boron concentration in the n-channel region. This technique simultaneously improves device isolation and n-channel transistor punch-through characteristics, allowing the extension of CMOS technology to sub-micron device geometries.
Inventors
- 👤 Min-Liang Chen
- 👤 William T. Cochran
- 👤 Chung W. Leung
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 09:32
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0165; H10D84/0188; H10D84/02; H10D84/03; H10D84/038; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/012; H10W10/0125; H10W10/0126; H10W10/0127; H10W10/10; H10W10/13; H10D84/80; H10D84/82; H10D84/83; H10D84/85; H10D84/859
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
174 words
a CMOS integrated circuit having p-channel field effect transistors formed in a n-type region, and n-channel field effect transistors formed in a p-type region, wherein a field oxide isolation region overlies a portion of said p-type region adjacent to a source-drain region of a n-channel field effect transistor, and wherein a gate electrode overlies a channel region located between source-drain of said transistor, characterized in that said p-type region of said integrated circuit comprises a p-type impurity threshold adjust implant region extending across said channel region, and still further comprises a p-type impurity channel stop implant region extending under said channel region and said field oxide isolation region throughout said portion of said p-type region that is overlaid by said field oxide isolation region, whereby the concentration of said p-type impurity threshold adjust implant region is at a first maxima at the surface of said p-type region, and the concentration of said p-type impurity channel stop implant region is at a second maxima immediately below said field oxide isolation region overlying said p-type region.
Claim 2
Dependent Claim
174 words
a CMOS integrated circuit having p-channel field effect transistors formed in a n-type region, and n-channel field effect transistors formed in a p-type region, wherein a field oxide isolation region overlies a portion of said p-type region adjacent to a source-drain region of a n-channel field effect transistor, and wherein a gate electrode overlies a channel region located between source-drain of said transistor, characterized in that said p-type region of said integrated circuit comprises a p-type impurity threshold adjust implant region extending across said channel region, and still further comprises a p-type impurity channel stop implant region extending under said channel region and said field oxide isolation region throughout said portion of said p-type region that is overlaid by said field oxide isolation region, whereby the concentration of said p-type impurity threshold adjust implant region is at a first maxima at the surface of said p-type region, and the concentration of said p-type impurity channel stop implant region is at a second maxima immediately below said field oxide isolation region overlying said p-type region.
Claim 3
Dependent Claim
14 words
An integrated circuit as recited in claim 1, wherein said p-type impurity is boron.
Claim 4
Dependent Claim
44 words
An integrated circuit as recited in claim 1 wherein the maximum impurity concentration of said channel stop region is at least 200 nanometers below surface of said silicon body underneath the gate oxide of the n-channel field effect transistors formed in said p-type region.
Claim 5
Dependent Claim
45 words
An integrated circuit as recited in claim 1 wherein the maximum impurity concentration of said channel stop region is at least 250 nanometers below the surface of said silicon body underneath the gate oxide of the n-channel field effect transistor formed in said p-type region.
Claim 6
Dependent Claim
27 words
The integrated circuit as recited in claim 1 wherein the doping concentration of said p-type impurity as said second maxima is greater than at said first maxima.
References Cited (Backward Citations)
US4354307A
Cited
US4700212A
Cited
US4755863A
Cited
US4554726A
Cited
US4889825A
Cited
US4903107A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-09-02 | 1995-03-04 | 1995-09-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-09-02 | 1999-03-04 | 1999-09-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-09-02 | 2003-03-04 | 2003-09-03 | $7700.00 | Window Closed / Lapsed |