Patent US5034633A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5034633A Expired / Lapsed US ⏱️ 0.0 years remaining

Sensor circuit for correlated double signal sampling

Assignee: US Philips Corp
•
Filing: 1990-03-19
•
Granted: 1991-07-23
•
Expires: 2010-03-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a sensor circuit, a sensor device (CTD) is followed by a sampling circuit (CDS) for performing a correlated double signal sampling, having capacitors (C1', C2') and two switches (S1, S2). For simply realizing a rigid coupling between a sensor output signal (PS) and sampling clock pulses (CL, SA), the circuit includes a clock pulse shaper (CST), two inputs (CT1, CT2) of which receive two out of at least three control clock pulse signals (C1, C2, C3) for controlling an output transport in an output shift register (SR).

Inventors

  • 👤 Michael A. W. Stekelenburg

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 09:20
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/51; H03K17/56; H03K17/687; H03K17/693; G; G11; G11C; G11C19/00; G11C19/28; G11C19/282; G11C19/285; G11C27/00; G11C27/02; G11C27/024; H04; H04N; H04N25/00; H04N25/60; H04N25/616; H04N25/70; H04N25/71; H04N25/745; H04N25/75; H04N25/76; H04N25/78

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 148 words
A sensor circuit for correlated double signal sampling, said sensor circuit comprising a sensor device having an output for supplying a sensor output signal, a sampling circuit coupled to the output of the sensor device for performing a sampling operation, and a clock pulse generator which is coupled to a clock input of the sensor device and a sampling input of the sampling circuit for applying multi-phase control clock pulse signals thereto, characterized in that the clock pulse generator comprises at least three sensor clock pulse leads for supplying an at least three-phase control pulse to the sensor device clock input to control the sensor output signal, and a clock pulse shaper having two inputs and two outputs, the two inputs being coupled to two of the at least three sensor clock pulse leads and the two outputs being coupled to the sampling input of the sampling circuit.
Claim 2
Dependent Claim 148 words
A sensor circuit for correlated double signal sampling, said sensor circuit comprising a sensor device having an output for supplying a sensor output signal, a sampling circuit coupled to the output of the sensor device for performing a sampling operation, and a clock pulse generator which is coupled to a clock input of the sensor device and a sampling input of the sampling circuit for applying multi-phase control clock pulse signals thereto, characterized in that the clock pulse generator comprises at least three sensor clock pulse leads for supplying an at least three-phase control pulse to the sensor device clock input to control the sensor output signal, and a clock pulse shaper having two inputs and two outputs, the two inputs being coupled to two of the at least three sensor clock pulse leads and the two outputs being coupled to the sampling input of the sampling circuit.
Claim 3
Dependent Claim 57 words
A sensor circuit as claimed in claim 1, characterized in that each input in the clock pulse shaper is coupled to a respective control electrode of semiconductor switching elements each having an output coupled to one of the two clock pulse shaper outputs, each control electrode having a DC coupling with the other clock pulse shaper output.
Claim 4
Dependent Claim 39 words
A sensor circuit as claimed in claim 2, characterized in that a said DC coupling comprises a parallel arrangement of a resistor and a diode for supplying charge to and depleting charge from the respective clock pulse shaper outputs.

References Cited (Backward Citations)

US3969636A Cited
EP0006715A1 Cited
US4355244A Cited
US4633222A Cited
US4896212A Cited
US4916530A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1994-07-22 1995-01-21 1995-07-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1998-07-22 1999-01-21 1999-07-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2002-07-22 2003-01-21 2003-07-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag