← Back to Patent Explorer
US5028550A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of manufacturing semiconductor device

Assignee: Toshiba Corp
•
Filing: 1990-06-26
•
Granted: 1991-07-02
•
Expires: 2010-06-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a method of manufacturing a semiconductor device, when contact holes are to be formed in an insulating film formed on a monocrystalline or polycrystalline semiconductor layer, the contact holes can be formed using a polycrystalline semiconductor layer formed on the insulating film as a mask. Therefore, the lithographic step of forming the contact holes in the insulating film formed on the monocrystalline or polycrystalline semiconductor layer can be eliminated.

Inventors

  • 👤 Kenji Hirakawa

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 05:05
CPC Classifications
H; H10; H10D; H10D10/00; H10D10/01; H10D10/051; H10D64/00; H10D64/01; H10D64/011; H10D64/0111; H10D64/0113; H10P; H10P14/00; H10P14/60; H10P14/63; H10P14/6326; H10P14/6349; H10P32/00; H10P32/30; H10P32/302; Y; Y10; Y10S; Y10S148/00; Y10S148/011; Y10S148/124

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 191 words
A method of manufacturing a bipolar transistor including at least a collector region of a first conductivity type on a semiconductor substrate, a base region of a second conductivity type formed in the collector region of the first conductivity type, and an insulating film having at least one opening in the base region, comprising the steps of: forming an insulating film on a base region to have an opening in a prospective base forming region of a semiconductor substrate; forming a polycrystalline semiconductor layer entirely doped with an impurity of the first conductivity type; selectively etching a prospective base electrode forming region and a prospective collector electrode forming region of said polycrystalline semiconductor layer; diffusing an impurity of the first conductivity type in a base region through said opening of said insulating film in said base region to form an emitter region of the first conductivity type; and selectively removing said insulating film using said polycrystalline semiconductor layer as a mask to form base and collector electrode contact holes; forming a conductive layer on an entire surface of a resultant structure; selectively etching said conductive layer and said polycrystalline semiconductor layer.
Claim 2
Independent Claim 191 words
A method of manufacturing a bipolar transistor including at least a collector region of a first conductivity type on a semiconductor substrate, a base region of a second conductivity type formed in the collector region of the first conductivity type, and an insulating film having at least one opening in the base region, comprising the steps of: forming an insulating film on a base region to have an opening in a prospective base forming region of a semiconductor substrate; forming a polycrystalline semiconductor layer entirely doped with an impurity of the first conductivity type; selectively etching a prospective base electrode forming region and a prospective collector electrode forming region of said polycrystalline semiconductor layer; diffusing an impurity of the first conductivity type in a base region through said opening of said insulating film in said base region to form an emitter region of the first conductivity type; and selectively removing said insulating film using said polycrystalline semiconductor layer as a mask to form base and collector electrode contact holes; forming a conductive layer on an entire surface of a resultant structure; selectively etching said conductive layer and said polycrystalline semiconductor layer.
Claim 3
Dependent Claim 20 words
A method of manufacturing a semiconductor device according to claim 1, in which said semiconductor substrate comprises a silicon substrate.

References Cited (Backward Citations)

US4125426A Cited
US4375999A Cited
US4465528A Cited
US4590666A Cited
US4525922A Cited
US4978630A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1994-07-01 1994-12-31 1995-07-02 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1998-07-01 1998-12-31 1999-07-02 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2002-07-01 2002-12-31 2003-07-02 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag