US5026656A
Expired / Lapsed
US
⏱️ 0.0 years remaining
MOS transistor with improved radiation hardness
Assignee: Texas Instruments Inc
•
Filing: 1990-03-02
•
Granted: 1991-06-25
•
Expires: 2010-03-02
Abstract
Abstract An MOS transistor is disclosed which has a guard ring for prevention of source-to-drain conduction through the isolation oxide after exposure to ionizing radiation. In the described example of an n-channel transistor, a p+ region is formed at the edges of the source region in a self-aligned fashion relative to the gate electrode so as not to extend under the gate to contact the drain region. This p+ region forms a diode which retards source-drain conduction even if a channel is formed under the isolating field oxide where the gate electrode overlaps onto the field oxide. The structure may be silicided for improved series resistance. An example of the transistor formed in an SOI configuration is also disclosed.
Inventors
- 👤 Mishel Matloubian
- 👤 Cheng-Eng D. Chen
- 👤 Terence G. Blake
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 23:59
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/40; H10D; H10D30/00; H10D30/60; H10D30/67; H10D30/6704; H10D30/6706; H10D30/6708; H10W20/01; H10W20/021; Y; Y10; Y10S; Y10S438/00; Y10S438/953
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
127 words
A method for forming an insulated-gate field effect transistor in a surface of a semiconductor, comprising: forming an insulator layer over selected portions of said surface to define an active region; forming a gate dielectric over said active region; forming a gate electrode over a selected portion of said gate dielectric and extending onto said insulator layer; forming a source and a drain region of a first conductivity type on opposing sides of said gate electrode, said drain region extending to the edge of said insulator layer at a location adjacent to said gate electrode; and forming a guard region of a second conductivity type at a location between said source region and the edge of said said insulator layer at a location adjacent said gate electrode.
Claim 2
Independent Claim
127 words
A method for forming an insulated-gate field effect transistor in a surface of a semiconductor, comprising: forming an insulator layer over selected portions of said surface to define an active region; forming a gate dielectric over said active region; forming a gate electrode over a selected portion of said gate dielectric and extending onto said insulator layer; forming a source and a drain region of a first conductivity type on opposing sides of said gate electrode, said drain region extending to the edge of said insulator layer at a location adjacent to said gate electrode; and forming a guard region of a second conductivity type at a location between said source region and the edge of said said insulator layer at a location adjacent said gate electrode.
Claim 3
Dependent Claim
23 words
The method of claim 1 wherein said step of forming the guard region follows said step of forming the source and drain regions.
Claim 4
Dependent Claim
23 words
The method of claim 2, wherein said step of forming the guard region precedes said step of forming the source and drain regions.
Claim 5
Dependent Claim
18 words
The method of claim 1, further comprising: forming a silicide film over said source, drain and guard regions.
Claim 6
Dependent Claim
30 words
The method of claim 1, further comprising: forming a channel stop region of said second conductivity type at the locations of said insulator layer, prior to forming said insulator layer.
Claim 7
Dependent Claim
42 words
The method of claim 1, further comprising, prior to forming said insulator layer: forming an insulator layer over the surface of a body; and forming a semiconductor layer over said insulator layer; wherein said surface is the surface of the semiconductor layer.
References Cited (Backward Citations)
US3752711A
Cited
US4053916A
Cited
US4053916B1
Cited
JPS5710247A
Cited
US4591890A
Cited
US4753896A
Cited
US4965213A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-06-24 | 1994-12-24 | 1995-06-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-06-24 | 1998-12-24 | 1999-06-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-06-24 | 2002-12-24 | 2003-06-25 | $7700.00 | Window Closed / Lapsed |